

System Controller Firmware Porting Guide

(B0)

NXP

Thu Aug 15 2019 18:08:26

1 Overview	1
1.1 System Initialization and Boot	2
1.2 System Controller Communication	2
1.3 System Controller Services	2
1.3.1 Power Management Service	2
1.3.2 Resource Management Service	3
1.3.3 Pad Configuration Service	3
1.3.4 Timer Service	4
1.3.5 Interrupt Service	4
1.3.6 Security Service	4
1.3.7 Miscellaneous Service	4
2 Disclaimer	5
3 Porting Guide	7
3.1 Release	7
3.2 Build Environment	8
3.3 Tool Chain	8
3.4 Compiling the Code	8
3.4.1 i.MX8QM (QP, some DM) Die Build	9
3.4.2 i.MX8DM Die Build	9
3.4.3 i.MX8QX (QXP, DX, DXP) Die Build	9
3.4.4 Generic Targets	10
3.5 Production	10
3.6 Porting	10
3.7 Porting Notes	11
3.8 Boot Flow	12
3.8.1 Standard Boot	12
3.8.2 Early Boot	14
3.9 Testing	15
3.10 Board IOCTL	16
3.11 Debug	16
3.11.1 Logging	16
3.11.2 Debug Monitor	16
3.11.3 JTAG	16
4 Usage	17
4.1 SCFW API	17
4.2 Loading	17
4.3 Boot Flags	17

5 Resource Management	19
5.1 Partitions	19
5.2 Resources	20
5.3 Pads	21
5.4 Memory Regions	21
5.5 SCFW API	21
5.6 Hardware Resource/Memory Isolation	22
5.7 Example	23
6 Reset	25
6.1 Board Design	25
6.2 CPU Reset	26
6.3 Partition Reset	26
6.3.1 Partition Creation	26
6.3.2 Partition Boot	26
6.3.3 mkimage	27
6.4 Board Reset	27
6.5 Watchdog Reset	27
6.6 Reset Reason	28
6.7 Notification	28
6.8 AP Reset Scenarios	29
6.9 Examples	29
6.9.1 AP Independent from M4	29
6.9.2 M4 Boots AP	30
6.9.3 AP Boots M4	30
7 Debug Monitor	31
8 Deprecated List	33
9 Module Index	35
9.1 Modules	35
10 Data Structure Index	37
10.1 Data Structures	37
11 File Index	39
11.1 File List	39
12 Module Documentation	41
12.1 (DRV) General-Purpose Input/Output	41
12.1.1 Detailed Description	42

12.1.2 Enumeration Type Documentation	42
12.1.2.1 gpio_pin_direction_t	42
12.2 GPIO Driver	43
12.2.1 Detailed Description	43
12.2.2 Typical use case	43
12.2.2.1 Output Operation	43
12.2.2.2 Input Operation	44
12.2.3 Function Documentation	44
12.2.3.1 GPIO_PinInit()	44
12.2.3.2 GPIO_WritePinOutput()	44
12.2.3.3 GPIO_SetPinsOutput()	45
12.2.3.4 GPIO_ClearPinsOutput()	45
12.2.3.5 GPIO_TogglePinsOutput()	45
12.2.3.6 GPIO_ReadPinInput()	46
12.2.3.7 GPIO_GetPinsInterruptFlags()	46
12.2.3.8 GPIO_ClearPinsInterruptFlags()	47
12.3 FGPIO Driver	48
12.3.1 Detailed Description	48
12.3.2 Typical use case	49
12.3.2.1 Output Operation	49
12.3.2.2 Input Operation	49
12.3.3 Function Documentation	49
12.3.3.1 FGPIO_PinInit()	49
12.3.3.2 FGPIO_WritePinOutput()	50
12.3.3.3 FGPIO_SetPinsOutput()	50
12.3.3.4 FGPIO_ClearPinsOutput()	51
12.3.3.5 FGPIO_TogglePinsOutput()	51
12.3.3.6 FGPIO_ReadPinInput()	51
12.3.3.7 FGPIO_GetPinsInterruptFlags()	52
12.3.3.8 FGPIO_ClearPinsInterruptFlags()	52
12.4 IGPIO: i.MX General-Purpose Input/Output Driver	53
12.5 (DRV) Low Power I2C Driver	54
12.5.1 Detailed Description	54
12.5.2 Enumeration Type Documentation	54
12.5.2.1 _lpi2c_status	54
12.6 LPI2C Master Driver	56
12.6.1 Detailed Description	59
12.6.2 Typedef Documentation	59
12.6.2.1 lpi2c_master_transfer_callback_t	59

12.6.3 Enumeration Type Documentation	59
12.6.3.1 _lpi2c_master_flags	59
12.6.3.2 lpi2c_direction_t	60
12.6.3.3 lpi2c_master_pin_config_t	60
12.6.3.4 lpi2c_host_request_source_t	61
12.6.3.5 lpi2c_host_request_polarity_t	61
12.6.3.6 lpi2c_data_match_config_mode_t	61
12.6.3.7 _lpi2c_master_transfer_flags	62
12.6.4 Function Documentation	62
12.6.4.1 LPI2C_MasterGetDefaultConfig()	62
12.6.4.2 LPI2C_MasterInit()	63
12.6.4.3 LPI2C_MasterDeinit()	64
12.6.4.4 LPI2C_MasterConfigureDataMatch()	64
12.6.4.5 LPI2C_MasterReset()	64
12.6.4.6 LPI2C_MasterEnable()	64
12.6.4.7 LPI2C_MasterGetStatusFlags()	65
12.6.4.8 LPI2C_MasterClearStatusFlags()	65
12.6.4.9 LPI2C_MasterEnableInterrupts()	66
12.6.4.10 LPI2C_MasterDisableInterrupts()	66
12.6.4.11 LPI2C_MasterGetEnabledInterrupts()	67
12.6.4.12 LPI2C_MasterEnableDMA()	67
12.6.4.13 LPI2C_MasterGetTxFifoAddress()	68
12.6.4.14 LPI2C_MasterGetRxFifoAddress()	68
12.6.4.15 LPI2C_MasterSetWatermarks()	68
12.6.4.16 LPI2C_MasterGetFifoCounts()	69
12.6.4.17 LPI2C_MasterSetBaudRate()	69
12.6.4.18 LPI2C_MasterGetBusIdleState()	70
12.6.4.19 LPI2C_MasterStart()	70
12.6.4.20 LPI2C_MasterRepeatedStart()	71
12.6.4.21 LPI2C_MasterSend()	71
12.6.4.22 LPI2C_MasterReceive()	72
12.6.4.23 LPI2C_MasterStop()	72
12.6.4.24 LPI2C_MasterTransferCreateHandle()	73
12.6.4.25 LPI2C_MasterTransferNonBlocking()	73
12.6.4.26 LPI2C_MasterTransferGetCount()	74
12.6.4.27 LPI2C_MasterTransferAbort()	74
12.6.4.28 LPI2C_MasterTransferHandleIRQ()	75
12.7 LPI2C Slave Driver	76
12.7.1 Detailed Description	78

12.7.2 Typedef Documentation	78
12.7.2.1 lpi2c_slave_transfer_callback_t	78
12.7.3 Enumeration Type Documentation	78
12.7.3.1 _lpi2c_slave_flags	78
12.7.3.2 lpi2c_slave_address_match_t	79
12.7.3.3 lpi2c_slave_transfer_event_t	79
12.7.4 Function Documentation	80
12.7.4.1 LPI2C_SlaveGetDefaultConfig()	80
12.7.4.2 LPI2C_SlaveInit()	81
12.7.4.3 LPI2C_SlaveDeinit()	81
12.7.4.4 LPI2C_SlaveReset()	81
12.7.4.5 LPI2C_SlaveEnable()	82
12.7.4.6 LPI2C_SlaveGetStatusFlags()	82
12.7.4.7 LPI2C_SlaveClearStatusFlags()	82
12.7.4.8 LPI2C_SlaveEnableInterrupts()	83
12.7.4.9 LPI2C_SlaveDisableInterrupts()	83
12.7.4.10 LPI2C_SlaveGetEnabledInterrupts()	84
12.7.4.11 LPI2C_SlaveEnableDMA()	84
12.7.4.12 LPI2C_SlaveGetBusIdleState()	85
12.7.4.13 LPI2C_SlaveTransmitAck()	85
12.7.4.14 LPI2C_SlaveGetReceivedAddress()	85
12.7.4.15 LPI2C_SlaveSend()	86
12.7.4.16 LPI2C_SlaveReceive()	86
12.7.4.17 LPI2C_SlaveTransferCreateHandle()	87
12.7.4.18 LPI2C_SlaveTransferNonBlocking()	87
12.7.4.19 LPI2C_SlaveTransferGetCount()	88
12.7.4.20 LPI2C_SlaveTransferAbort()	88
12.7.4.21 LPI2C_SlaveTransferHandleIRQ()	89
12.8 LPI2C Master DMA Driver	90
12.9 LPI2C Slave DMA Driver	91
12.10 LPI2C FreeRTOS Driver	92
12.11 LPI2C μ COS/II Driver	93
12.12 LPI2C μ COS/III Driver	94
12.13 (DRV) Low Power UART Driver	95
12.13.1 Detailed Description	95
12.14 LPUART Driver	96
12.14.1 Detailed Description	99
12.14.2 Typical use case	99
12.14.2.1 LPUART Operation	99

12.14.3 Enumeration Type Documentation	99
12.14.3.1 _lpuart_status	99
12.14.3.2 lpuart_parity_mode_t	100
12.14.3.3 lpuart_data_bits_t	100
12.14.3.4 lpuart_stop_bit_count_t	100
12.14.3.5 _lpuart_interrupt_enable	100
12.14.3.6 _lpuart_flags	101
12.14.4 Function Documentation	101
12.14.4.1 LPUART_Init()	101
12.14.4.2 LPUART_Deinit()	102
12.14.4.3 LPUART_GetDefaultConfig()	103
12.14.4.4 LPUART_SetBaudRate()	103
12.14.4.5 LPUART_GetStatusFlags()	103
12.14.4.6 LPUART_ClearStatusFlags()	104
12.14.4.7 LPUART_EnableInterrupts()	105
12.14.4.8 LPUART_DisableInterrupts()	105
12.14.4.9 LPUART_GetEnabledInterrupts()	105
12.14.4.10 LPUART_EnableTx()	106
12.14.4.11 LPUART_EnableRx()	106
12.14.4.12 LPUART_WriteByte()	107
12.14.4.13 LPUART_ReadByte()	107
12.14.4.14 LPUART_WriteBlocking()	107
12.14.4.15 LPUART_ReadBlocking()	108
12.14.4.16 LPUART_TransferCreateHandle()	108
12.14.4.17 LPUART_TransferSendNonBlocking()	109
12.14.4.18 LPUART_TransferStartRingBuffer()	110
12.14.4.19 LPUART_TransferStopRingBuffer()	110
12.14.4.20 LPUART_TransferAbortSend()	111
12.14.4.21 LPUART_TransferGetSendCount()	111
12.14.4.22 LPUART_TransferReceiveNonBlocking()	112
12.14.4.23 LPUART_TransferAbortReceive()	112
12.14.4.24 LPUART_TransferGetReceiveCount()	113
12.14.4.25 LPUART_TransferHandleIRQ()	113
12.14.4.26 LPUART_TransferHandleErrorIRQ()	114
12.15 LPUART DMA Driver	115
12.16 LPUART eDMA Driver	116
12.17 LPUART μ COS/II Driver	117
12.18 LPUART μ COS/III Driver	118
12.19 LPUART FreeRTOS Driver	119

12.20 (DRV) Power Management IC Driver	120
12.20.1 Detailed Description	122
12.20.2 Macro Definition Documentation	122
12.20.2.1 i2c_error_flags	122
12.20.3 Function Documentation	122
12.20.3.1 dynamic_pmic_set_voltage()	122
12.20.3.2 dynamic_pmic_get_voltage()	123
12.20.3.3 dynamic_pmic_set_mode()	123
12.20.3.4 dynamic_pmic_get_mode()	124
12.20.3.5 dynamic_pmic_irq_service()	124
12.20.3.6 dynamic_pmic_register_access()	125
12.20.3.7 dynamic_get_pmic_version()	125
12.20.3.8 dynamic_get_pmic_temp()	126
12.20.3.9 dynamic_set_pmic_temp_alarm()	126
12.20.3.10 i2c_write_sub()	127
12.20.3.11 i2c_write()	127
12.20.3.12 i2c_read_sub()	128
12.20.3.13 i2c_read()	129
12.20.3.14 pmic_get_device_id()	129
12.21 (DRV) PF100 Power Management IC Driver	130
12.21.1 Detailed Description	132
12.21.2 Typedef Documentation	132
12.21.2.1 pf100_vol_regs_t	132
12.21.2.2 sw_pmic_mode_t	133
12.21.2.3 vgen_pmic_mode_t	133
12.21.2.4 sw_vmode_reg_t	133
12.21.3 Function Documentation	133
12.21.3.1 pf100_get_pmic_version()	133
12.21.3.2 pf100_pmic_set_voltage()	134
12.21.3.3 pf100_pmic_get_voltage()	134
12.21.3.4 pf100_pmic_set_mode()	135
12.21.3.5 pf100_get_pmic_temp()	135
12.21.3.6 pf100_set_pmic_temp_alarm()	136
12.21.3.7 pf100_pmic_irq_service()	136
12.22 (DRV) PF8100 Power Management IC Driver	138
12.22.1 Detailed Description	140
12.22.2 Typedef Documentation	140
12.22.2.1 pf8100_vregs_t	140
12.22.2.2 sw_mode_t	140

12.22.2.3	ldo_mode_t	141
12.22.2.4	vmode_reg_t	141
12.22.3	Function Documentation	141
12.22.3.1	pf8100_get_pmic_version()	141
12.22.3.2	pf8100_pmic_set_voltage()	141
12.22.3.3	pf8100_pmic_get_voltage()	142
12.22.3.4	pf8100_pmic_set_mode()	143
12.22.3.5	pf8100_pmic_get_mode()	143
12.22.3.6	pf8100_get_pmic_temp()	144
12.22.3.7	pf8100_set_pmic_temp_alarm()	144
12.22.3.8	pf8100_pmic_irq_service()	145
12.23 (DRV)	Secure Non-Volatile Storage Driver	146
12.23.1	Detailed Description	148
12.23.2	Function Documentation	148
12.23.2.1	SNVS_PowerOff()	148
12.23.2.2	SNVS_SetSecureRtc()	148
12.23.2.3	SNVS_GetSecureRtc()	149
12.23.2.4	SNVS_SetSecureRtcCalb()	149
12.23.2.5	SNVS_GetSecureRtcCalb()	149
12.23.2.6	SNVS_SetSecureRtcAlarm()	150
12.23.2.7	SNVS_GetSecureRtcAlarm()	150
12.23.2.8	SNVS_SetRtc()	150
12.23.2.9	SNVS_GetRtc()	150
12.23.2.10	SNVS_SetRtcCalb()	151
12.23.2.11	SNVS_SetRtcAlarm()	151
12.23.2.12	SNVS_GetRtcAlarm()	151
12.23.2.13	SNVS_ConfigButton()	152
12.23.2.14	SNVS_ButtonTime()	152
12.23.2.15	SNVS_GetButtonStatus()	153
12.23.2.16	SNVS_ClearButtonIRQ()	153
12.23.2.17	SNVS_EnterLPM()	153
12.23.2.18	SNVS_ExitLPM()	153
12.23.2.19	SNVS_GetState()	154
12.23.2.20	SNVS_SecurityViolation_IRQHandler()	154
12.23.2.21	SNVS_PowerOff_IRQHandler()	154
12.23.2.22	SNVS_ReadGP()	154
12.23.2.23	SNVS_WriteGP()	154
12.24 (DRV)	32-bit Watchdog Timer Driver	155
12.24.1	Detailed Description	156

12.24.2 Typical use case	156
12.24.3 Enumeration Type Documentation	156
12.24.3.1 wdog32_clock_source_t	156
12.24.3.2 wdog32_clock_prescaler_t	157
12.24.3.3 wdog32_test_mode_t	157
12.24.3.4 _wdog32_interrupt_enable_t	157
12.24.3.5 _wdog32_status_flags_t	158
12.24.4 Function Documentation	158
12.24.4.1 WDOG32_GetDefaultConfig()	158
12.24.4.2 WDOG32_Init()	159
12.24.4.3 WDOG32_Deinit()	159
12.24.4.4 WDOG32_Enable()	159
12.24.4.5 WDOG32_Disable()	160
12.24.4.6 WDOG32_EnableInterrupts()	160
12.24.4.7 WDOG32_DisableInterrupts()	161
12.24.4.8 WDOG32_GetStatusFlags()	161
12.24.4.9 WDOG32_ClearStatusFlags()	162
12.24.4.10 WDOG32_SetTimeoutValue()	162
12.24.4.11 WDOG32_SetWindowValue()	162
12.24.4.12 WDOG32_Unlock()	163
12.24.4.13 WDOG32_Refresh()	163
12.24.4.14 WDOG32_GetCounterValue()	164
12.25 (SVC) Interrupt Service	165
12.25.1 Detailed Description	167
12.25.2 Function Documentation	167
12.25.2.1 sc_irq_enable()	167
12.25.2.2 sc_irq_status()	168
12.25.2.3 irq_enable()	169
12.25.2.4 irq_status()	169
12.26 (SVC) Security Service	170
12.26.1 Detailed Description	173
12.26.2 Function Documentation	173
12.26.2.1 sc_seco_image_load()	173
12.26.2.2 sc_seco_authenticate()	174
12.26.2.3 sc_seco_forward_lifecycle()	175
12.26.2.4 sc_seco_return_lifecycle()	175
12.26.2.5 sc_seco_commit()	176
12.26.2.6 sc_seco_attest_mode()	176
12.26.2.7 sc_seco_attest()	177

12.26.2.8 sc_seco_get_attest_pkey()	178
12.26.2.9 sc_seco_get_attest_sign()	178
12.26.2.10 sc_seco_attest_verify()	179
12.26.2.11 sc_seco_gen_key_blob()	180
12.26.2.12 sc_seco_load_key()	180
12.26.2.13 sc_seco_get_mp_key()	181
12.26.2.14 sc_seco_update_mpmr()	182
12.26.2.15 sc_seco_get_mp_sign()	182
12.26.2.16 sc_seco_build_info()	183
12.26.2.17 sc_seco_chip_info()	183
12.26.2.18 sc_seco_enable_debug()	184
12.26.2.19 sc_seco_get_event()	184
12.26.2.20 sc_seco_fuse_write()	185
12.26.2.21 sc_seco_patch()	185
12.26.2.22 seco_init()	186
12.26.2.23 seco_image_load()	186
12.26.2.24 seco_authenticate()	187
12.26.2.25 seco_load_key()	187
12.26.2.26 seco_gen_key_blob()	187
12.26.2.27 seco_fuse_write()	188
12.26.2.28 seco_patch()	188
12.26.2.29 seco_enable_debug()	188
12.26.2.30 seco_forward_lifecycle()	188
12.26.2.31 seco_return_lifecycle()	189
12.26.2.32 seco_build_info()	189
12.26.2.33 seco_chip_info()	189
12.26.2.34 seco_get_event()	190
12.26.2.35 seco_attest_mode()	190
12.26.2.36 seco_attest()	190
12.26.2.37 seco_get_attest_pkey()	191
12.26.2.38 seco_get_attest_sign()	191
12.26.2.39 seco_attest_verify()	191
12.26.2.40 seco_commit()	191
12.26.2.41 seco_get_mp_key()	192
12.26.2.42 seco_update_mpmr()	192
12.26.2.43 seco_get_mp_sign()	192
12.27 (SVC) Pad Service	193
12.27.1 Detailed Description	197
12.27.2 Typedef Documentation	199

12.27.2.1 sc_pad_config_t	199
12.27.2.2 sc_pad_iso_t	199
12.27.2.3 sc_pad_28fdsoi_dse_t	199
12.27.2.4 sc_pad_28fdsoi_ps_t	199
12.27.2.5 sc_pad_28fdsoi_pus_t	199
12.27.3 Function Documentation	199
12.27.3.1 sc_pad_set_mux()	199
12.27.3.2 sc_pad_get_mux()	200
12.27.3.3 sc_pad_set_gp()	201
12.27.3.4 sc_pad_get_gp()	201
12.27.3.5 sc_pad_set_wakeup()	202
12.27.3.6 sc_pad_get_wakeup()	203
12.27.3.7 sc_pad_set_all()	203
12.27.3.8 sc_pad_get_all()	204
12.27.3.9 sc_pad_set()	205
12.27.3.10 sc_pad_get()	205
12.27.3.11 sc_pad_set_gp_28fdsoi()	206
12.27.3.12 sc_pad_get_gp_28fdsoi()	207
12.27.3.13 sc_pad_set_gp_28fdsoi_hsic()	207
12.27.3.14 sc_pad_get_gp_28fdsoi_hsic()	208
12.27.3.15 sc_pad_set_gp_28fdsoi_comp()	209
12.27.3.16 sc_pad_get_gp_28fdsoi_comp()	209
12.27.3.17 pad_init()	210
12.27.3.18 pad_set()	211
12.27.3.19 pad_set_mux()	211
12.27.3.20 pad_set_gp()	211
12.27.3.21 pad_set_wakeup()	212
12.27.3.22 pad_set_all()	212
12.27.3.23 pad_get()	212
12.27.3.24 pad_get_mux()	213
12.27.3.25 pad_get_gp()	213
12.27.3.26 pad_get_wakeup()	213
12.27.3.27 pad_get_all()	214
12.27.3.28 pad_set_gp_28fdsoi()	214
12.27.3.29 pad_get_gp_28fdsoi()	214
12.27.3.30 pad_set_gp_28fdsoi_hsic()	215
12.27.3.31 pad_get_gp_28fdsoi_hsic()	215
12.27.3.32 pad_set_gp_28fdsoi_comp()	215
12.27.3.33 pad_get_gp_28fdsoi_comp()	216

12.27.3.34 pad_map_irq()	216
12.28 (SVC) Miscellaneous Service	217
12.28.1 Detailed Description	222
12.28.2 Function Documentation	222
12.28.2.1 sc_misc_set_control()	222
12.28.2.2 sc_misc_get_control()	222
12.28.2.3 sc_misc_set_max_dma_group()	223
12.28.2.4 sc_misc_set_dma_group()	224
12.28.2.5 sc_misc_seco_image_load()	224
12.28.2.6 sc_misc_seco_authenticate()	224
12.28.2.7 sc_misc_seco_fuse_write()	225
12.28.2.8 sc_misc_seco_enable_debug()	225
12.28.2.9 sc_misc_seco_forward_lifecycle()	225
12.28.2.10 sc_misc_seco_return_lifecycle()	225
12.28.2.11 sc_misc_seco_build_info()	226
12.28.2.12 sc_misc_seco_chip_info()	226
12.28.2.13 sc_misc_seco_attest_mode()	226
12.28.2.14 sc_misc_seco_attest()	226
12.28.2.15 sc_misc_seco_get_attest_pkey()	227
12.28.2.16 sc_misc_seco_get_attest_sign()	227
12.28.2.17 sc_misc_seco_attest_verify()	227
12.28.2.18 sc_misc_seco_commit()	227
12.28.2.19 sc_misc_debug_out()	227
12.28.2.20 sc_misc_waveform_capture()	228
12.28.2.21 sc_misc_build_info()	228
12.28.2.22 sc_misc_api_ver()	229
12.28.2.23 sc_misc_unique_id()	229
12.28.2.24 sc_misc_set_ari()	229
12.28.2.25 sc_misc_boot_status()	230
12.28.2.26 sc_misc_boot_done()	230
12.28.2.27 sc_misc_otf_fuse_read()	231
12.28.2.28 sc_misc_otf_fuse_write()	232
12.28.2.29 sc_misc_set_temp()	232
12.28.2.30 sc_misc_get_temp()	233
12.28.2.31 sc_misc_get_boot_dev()	234
12.28.2.32 sc_misc_get_boot_type()	234
12.28.2.33 sc_misc_get_button_status()	234
12.28.2.34 sc_misc_rompatch_checksum()	235
12.28.2.35 sc_misc_board_ioctl()	235

12.28.2.36	<code>misc_init()</code>	236
12.28.2.37	<code>misc_set_control()</code>	236
12.28.2.38	<code>misc_get_control()</code>	236
12.28.2.39	<code>misc_set_ari()</code>	237
12.28.2.40	<code>misc_set_max_dma_group()</code>	237
12.28.2.41	<code>misc_set_dma_group()</code>	237
12.28.2.42	<code>misc_boot_status()</code>	238
12.28.2.43	<code>misc_boot_done()</code>	238
12.28.2.44	<code>misc_boot_done_wait()</code>	238
12.28.2.45	<code>misc_waveform_capture()</code>	239
12.28.2.46	<code>misc_seco_image_load()</code>	239
12.28.2.47	<code>misc_seco_authenticate()</code>	239
12.28.2.48	<code>misc_seco_fuse_write()</code>	240
12.28.2.49	<code>misc_seco_enable_debug()</code>	240
12.28.2.50	<code>misc_seco_forward_lifecycle()</code>	240
12.28.2.51	<code>misc_seco_return_lifecycle()</code>	240
12.28.2.52	<code>misc_seco_build_info()</code>	241
12.28.2.53	<code>misc_seco_chip_info()</code>	241
12.28.2.54	<code>misc_seco_attest_mode()</code>	241
12.28.2.55	<code>misc_seco_attest()</code>	242
12.28.2.56	<code>misc_seco_get_attest_pkey()</code>	242
12.28.2.57	<code>misc_seco_get_attest_sign()</code>	242
12.28.2.58	<code>misc_seco_attest_verify()</code>	242
12.28.2.59	<code>misc_seco_commit()</code>	243
12.28.2.60	<code>misc_debug_out()</code>	243
12.28.2.61	<code>misc_otp_fuse_read()</code>	243
12.28.2.62	<code>misc_otp_fuse_write()</code>	244
12.28.2.63	<code>misc_has_temp()</code>	244
12.28.2.64	<code>misc_set_temp()</code>	244
12.28.2.65	<code>misc_get_temp()</code>	245
12.28.2.66	<code>misc_build_info()</code>	245
12.28.2.67	<code>misc_unique_id()</code>	245
12.28.2.68	<code>misc_get_boot_dev()</code>	246
12.28.2.69	<code>misc_get_boot_type()</code>	246
12.28.2.70	<code>misc_get_button_status()</code>	246
12.28.2.71	<code>misc_rompatch_checksum()</code>	246
12.28.2.72	<code>misc_board_ioctl()</code>	247
12.28.2.73	<code>misc_api_ver()</code>	247
12.29 (SVC)	Timer Service	248

12.29.1 Detailed Description	250
12.29.2 Function Documentation	250
12.29.2.1 sc_timer_set_wdog_timeout()	251
12.29.2.2 sc_timer_set_wdog_pre_timeout()	251
12.29.2.3 sc_timer_start_wdog()	252
12.29.2.4 sc_timer_stop_wdog()	252
12.29.2.5 sc_timer_ping_wdog()	252
12.29.2.6 sc_timer_get_wdog_status()	253
12.29.2.7 sc_timer_pt_get_wdog_status()	253
12.29.2.8 sc_timer_set_wdog_action()	254
12.29.2.9 sc_timer_set_rtc_time()	254
12.29.2.10 sc_timer_get_rtc_time()	255
12.29.2.11 sc_timer_get_rtc_sec1970()	256
12.29.2.12 sc_timer_set_rtc_alarm()	256
12.29.2.13 sc_timer_set_rtc_periodic_alarm()	257
12.29.2.14 sc_timer_cancel_rtc_alarm()	257
12.29.2.15 sc_timer_set_rtc_calb()	258
12.29.2.16 sc_timer_set_sysctr_alarm()	258
12.29.2.17 sc_timer_set_sysctr_periodic_alarm()	259
12.29.2.18 sc_timer_cancel_sysctr_alarm()	259
12.29.2.19 timer_init()	260
12.29.2.20 timer_init_part()	260
12.29.2.21 timer_set_wdog_timeout()	261
12.29.2.22 timer_set_wdog_pre_timeout()	261
12.29.2.23 timer_start_wdog()	261
12.29.2.24 timer_stop_wdog()	262
12.29.2.25 timer_halt_wdog()	262
12.29.2.26 timer_ping_wdog()	262
12.29.2.27 timer_get_wdog_status()	263
12.29.2.28 timer_pt_get_wdog_status()	263
12.29.2.29 timer_set_wdog_action()	263
12.29.2.30 timer_take_wdog_action()	263
12.29.2.31 timer_set_rtc_time()	264
12.29.2.32 timer_get_rtc_time()	264
12.29.2.33 timer_set_rtc_alarm()	265
12.29.2.34 timer_set_rtc_periodic_alarm()	265
12.29.2.35 timer_cancel_rtc_alarm()	265
12.29.2.36 timer_get_rtc_sec1970()	266
12.29.2.37 timer_set_rtc_calb()	266

12.30 (SVC) Power Management Service	267
12.30.1 Detailed Description	275
12.30.2 Typedef Documentation	275
12.30.2.1 sc_pm_power_mode_t	276
12.30.3 Function Documentation	276
12.30.3.1 sc_pm_set_sys_power_mode()	276
12.30.3.2 sc_pm_set_partition_power_mode()	276
12.30.3.3 sc_pm_get_sys_power_mode()	277
12.30.3.4 sc_pm_set_resource_power_mode()	278
12.30.3.5 sc_pm_set_resource_power_mode_all()	278
12.30.3.6 sc_pm_get_resource_power_mode()	279
12.30.3.7 sc_pm_req_low_power_mode()	279
12.30.3.8 sc_pm_req_cpu_low_power_mode()	280
12.30.3.9 sc_pm_set_cpu_resume_addr()	281
12.30.3.10 sc_pm_set_cpu_resume()	281
12.30.3.11 sc_pm_req_sys_if_power_mode()	282
12.30.3.12 sc_pm_set_clock_rate()	282
12.30.3.13 sc_pm_get_clock_rate()	284
12.30.3.14 sc_pm_clock_enable()	285
12.30.3.15 sc_pm_set_clock_parent()	285
12.30.3.16 sc_pm_get_clock_parent()	286
12.30.3.17 sc_pm_reset()	287
12.30.3.18 sc_pm_reset_reason()	287
12.30.3.19 sc_pm_get_reset_part()	288
12.30.3.20 sc_pm_boot()	288
12.30.3.21 sc_pm_set_boot_parm()	289
12.30.3.22 sc_pm_reboot()	290
12.30.3.23 sc_pm_reboot_partition()	290
12.30.3.24 sc_pm_reboot_continue()	291
12.30.3.25 sc_pm_cpu_start()	291
12.30.3.26 sc_pm_cpu_reset()	292
12.30.3.27 sc_pm_is_partition_started()	292
12.30.3.28 pm_init()	293
12.30.3.29 pm_init_part()	293
12.30.3.30 pm_set_sys_power_mode()	294
12.30.3.31 pm_set_partition_power_mode()	294
12.30.3.32 pm_get_sys_power_mode()	294
12.30.3.33 pm_update_ridx()	294
12.30.3.34 pm_is_resource_accessible()	295

12.30.3.35 pm_set_resource_power_mode()	295
12.30.3.36 pm_set_resource_power_mode_all()	295
12.30.3.37 pm_set_rsrc_power_mode()	296
12.30.3.38 pm_update_rsrc_power_mode()	296
12.30.3.39 pm_force_resource_power_mode()	296
12.30.3.40 pm_force_resource_power_mode_v()	297
12.30.3.41 pm_get_resource_power_mode()	297
12.30.3.42 pm_get_rsrc_power_mode()	298
12.30.3.43 pm_get_active_rsrc_power_mode()	298
12.30.3.44 pm_req_low_power_mode()	298
12.30.3.45 pm_req_cpu_low_power_mode()	299
12.30.3.46 pm_set_cpu_resume_addr()	299
12.30.3.47 pm_set_cpu_resume()	299
12.30.3.48 pm_req_sys_if_power_mode()	300
12.30.3.49 pm_set_clock_rate()	300
12.30.3.50 pm_get_clock_rate()	300
12.30.3.51 pm_clock_enable()	301
12.30.3.52 pm_force_clock_enable()	301
12.30.3.53 pm_set_clock_parent()	302
12.30.3.54 pm_get_clock_parent()	302
12.30.3.55 pm_boot()	302
12.30.3.56 pm_set_boot_parm()	303
12.30.3.57 pm_reboot()	303
12.30.3.58 pm_reset_reason()	303
12.30.3.59 pm_get_reset_part()	304
12.30.3.60 pm_cpu_start()	304
12.30.3.61 pm_cpu_reset()	304
12.30.3.62 pm_reboot_partition()	305
12.30.3.63 pm_reboot_continue()	305
12.30.3.64 pm_reset()	305
12.30.3.65 pm_reboot_part()	305
12.30.3.66 pm_is_partition_started()	306
12.31 (SVC) Resource Management Service	307
12.31.1 Detailed Description	313
12.31.2 Typedef Documentation	316
12.31.2.1 sc_rm_perm_t	316
12.31.3 Function Documentation	316
12.31.3.1 sc_rm_partition_alloc()	316
12.31.3.2 sc_rm_set_confidential()	317

12.31.3.3 sc_rm_partition_free()	318
12.31.3.4 sc_rm_get_did()	318
12.31.3.5 sc_rm_partition_static()	319
12.31.3.6 sc_rm_partition_lock()	319
12.31.3.7 sc_rm_get_partition()	320
12.31.3.8 sc_rm_set_parent()	320
12.31.3.9 sc_rm_move_all()	321
12.31.3.10 sc_rm_assign_resource()	322
12.31.3.11 sc_rm_set_resource_movable()	323
12.31.3.12 sc_rm_set_subsys_rsrc_movable()	323
12.31.3.13 sc_rm_set_master_attributes()	324
12.31.3.14 sc_rm_set_master_sid()	325
12.31.3.15 sc_rm_set_peripheral_permissions()	326
12.31.3.16 sc_rm_is_resource_owned()	326
12.31.3.17 sc_rm_get_resource_owner()	327
12.31.3.18 sc_rm_is_resource_master()	327
12.31.3.19 sc_rm_is_resource_peripheral()	328
12.31.3.20 sc_rm_get_resource_info()	328
12.31.3.21 sc_rm_memreg_alloc()	329
12.31.3.22 sc_rm_memreg_split()	330
12.31.3.23 sc_rm_memreg_frag()	330
12.31.3.24 sc_rm_memreg_free()	331
12.31.3.25 sc_rm_find_memreg()	331
12.31.3.26 sc_rm_assign_memreg()	332
12.31.3.27 sc_rm_set_memreg_permissions()	333
12.31.3.28 sc_rm_is_memreg_owned()	333
12.31.3.29 sc_rm_get_memreg_info()	334
12.31.3.30 sc_rm_assign_pad()	334
12.31.3.31 sc_rm_set_pad_movable()	335
12.31.3.32 sc_rm_is_pad_owned()	336
12.31.3.33 sc_rm_dump()	336
12.31.3.34 rm_init()	336
12.31.3.35 rm_reserve_static_pt()	337
12.31.3.36 rm_reserve_static_did()	337
12.31.3.37 rm_partition_alloc()	337
12.31.3.38 rm_set_confidential()	338
12.31.3.39 rm_partition_free()	338
12.31.3.40 rm_get_partition()	339
12.31.3.41 rm_is_partition_used()	339

12.31.3.42 rm_is_secure_partition()	339
12.31.3.43 rm_is_partition_isolated()	340
12.31.3.44 rm_is_sys_access()	340
12.31.3.45 rm_get_partition_parent()	340
12.31.3.46 rm_get_did()	341
12.31.3.47 rm_partition_static()	341
12.31.3.48 rm_partition_lock()	341
12.31.3.49 rm_set_parent()	342
12.31.3.50 rm_is_parent()	342
12.31.3.51 rm_check_ancestor()	342
12.31.3.52 rm_move_all()	343
12.31.3.53 rm_assign_resource()	343
12.31.3.54 rm_set_resource_movable()	344
12.31.3.55 rm_set_subsys_rsrc_movable()	344
12.31.3.56 rm_set_master_attributes()	344
12.31.3.57 rm_set_master_sid()	345
12.31.3.58 rm_update_master()	345
12.31.3.59 rm_set_peripheral_permissions()	345
12.31.3.60 rm_update_peripheral()	346
12.31.3.61 rm_update_resource()	346
12.31.3.62 rm_get_ridx_ss_info()	347
12.31.3.63 rm_check_map_ridx()	347
12.31.3.64 rm_check_map_ridx_v()	347
12.31.3.65 rm_is_resource_owned()	348
12.31.3.66 rm_is_ridx_owned()	348
12.31.3.67 rm_is_resource_avail()	348
12.31.3.68 rm_is_ridx_avail()	349
12.31.3.69 rm_is_resource_access_allowed()	349
12.31.3.70 rm_is_ridx_access_allowed()	350
12.31.3.71 rm_get_resource_owner()	350
12.31.3.72 rm_get_ridx_owner()	351
12.31.3.73 rm_is_resource_master()	351
12.31.3.74 rm_is_ridx_master()	351
12.31.3.75 rm_is_resource_peripheral()	352
12.31.3.76 rm_is_ridx_peripheral()	352
12.31.3.77 rm_get_resource_info()	352
12.31.3.78 rm_ridx_block()	353
12.31.3.79 rm_memreg_alloc()	353
12.31.3.80 rm_memreg_split()	353

12.31.3.81 rm_memreg_frag()	354
12.31.3.82 rm_memreg_free()	354
12.31.3.83 rm_find_memreg()	354
12.31.3.84 rm_assign_memreg()	355
12.31.3.85 rm_set_memreg_permissions()	355
12.31.3.86 rm_set_memreg_idee()	355
12.31.3.87 rm_is_memreg_owned()	356
12.31.3.88 rm_get_memreg_info()	356
12.31.3.89 rm_assign_pad()	357
12.31.3.90 rm_set_pad_movable()	357
12.31.3.91 rm_is_pad_owned()	357
12.31.3.92 rm_get_pad_owner()	357
12.31.3.93 rm_init_subsys()	358
12.31.3.94 rm_dump()	358
12.32 (BRD) Board Interface	359
12.32.1 Detailed Description	362
12.32.2 Macro Definition Documentation	362
12.32.2.1 CHECK_BITS_SET4	362
12.32.2.2 CHECK_BITS_CLR4	362
12.32.2.3 CHECK_ANY_BIT_SET4	362
12.32.2.4 CHECK_ANY_BIT_CLR4	362
12.32.2.5 BRD_ERR	363
12.32.3 Enumeration Type Documentation	363
12.32.3.1 board_parm_t	363
12.32.3.2 sc_bfault_t	363
12.32.3.3 board_reboot_to_t	364
12.32.3.4 board_ddr_action_t	364
12.32.4 Function Documentation	364
12.32.4.1 board_init()	365
12.32.4.2 board_get_debug_uart()	365
12.32.4.3 board_config_debug_uart()	366
12.32.4.4 board_disable_debug_uart()	366
12.32.4.5 board_config_sc()	366
12.32.4.6 board_parameter()	367
12.32.4.7 board_rsrc_avail()	367
12.32.4.8 board_init_ddr()	368
12.32.4.9 board_ddr_config()	368
12.32.4.10 board_system_config()	369
12.32.4.11 board_early_cpu()	369

12.32.4.12 board_set_power_mode()	370
12.32.4.13 board_set_voltage()	371
12.32.4.14 board_trans_resource_power()	371
12.32.4.15 board_rsrc_reset()	372
12.32.4.16 board_power()	372
12.32.4.17 board_reset()	373
12.32.4.18 board_cpu_reset()	374
12.32.4.19 board_reboot_part()	374
12.32.4.20 board_reboot_part_cont()	375
12.32.4.21 board_reboot_timeout()	375
12.32.4.22 board_panic()	376
12.32.4.23 board_fault()	376
12.32.4.24 board_security_violation()	377
12.32.4.25 board_get_button_status()	377
12.32.4.26 board_set_control()	377
12.32.4.27 board_get_control()	378
12.32.4.28 board_tick()	379
12.32.4.29 board_ioctl()	379
12.33 Igpio_driver	380
12.33.1 Detailed Description	381
12.33.2 Enumeration Type Documentation	381
12.33.2.1 igpio_pin_direction_t	381
12.33.2.2 igpio_interrupt_mode_t	382
12.33.3 Function Documentation	382
12.33.3.1 IGPIO_PinInit()	382
12.33.3.2 IGPIO_PinWrite()	382
12.33.3.3 IGPIO_WritePinOutput()	383
12.33.3.4 IGPIO_PortSet()	383
12.33.3.5 IGPIO_SetPinsOutput()	383
12.33.3.6 IGPIO_PortClear()	384
12.33.3.7 IGPIO_ClearPinsOutput()	384
12.33.3.8 IGPIO_PortToggle()	384
12.33.3.9 IGPIO_PinRead()	385
12.33.3.10 IGPIO_ReadPinInput()	385
12.33.3.11 IGPIO_PinReadPadStatus()	385
12.33.3.12 IGPIO_ReadPadStatus()	386
12.33.3.13 IGPIO_PinSetInterruptConfig()	386
12.33.3.14 IGPIO_SetPinInterruptConfig()	386
12.33.3.15 IGPIO_PortEnableInterrupts()	387

12.33.3.16	IGPIO_EnableInterrupts()	387
12.33.3.17	IGPIO_PortDisableInterrupts()	387
12.33.3.18	IGPIO_DisableInterrupts()	389
12.33.3.19	IGPIO_PortGetInterruptFlags()	389
12.33.3.20	IGPIO_GetPinsInterruptFlags()	389
12.33.3.21	IGPIO_PortClearInterruptFlags()	390
12.33.3.22	IGPIO_ClearPinsInterruptFlags()	390
13	Data Structure Documentation	391
13.1	gpio_pin_config_t Struct Reference	391
13.1.1	Detailed Description	391
13.2	igpio_pin_config_t Struct Reference	391
13.2.1	Detailed Description	392
13.3	lpi2c_data_match_config_t Struct Reference	392
13.3.1	Detailed Description	392
13.4	lpi2c_master_config_t Struct Reference	392
13.4.1	Detailed Description	393
13.4.2	Field Documentation	393
13.4.2.1	busIdleTimeout_ns	393
13.4.2.2	pinLowTimeout_ns	393
13.4.2.3	sdaGlitchFilterWidth_ns	393
13.4.2.4	sclGlitchFilterWidth_ns	394
13.5	lpi2c_master_handle_t Struct Reference	394
13.5.1	Detailed Description	394
13.6	lpi2c_master_transfer_t Struct Reference	395
13.6.1	Detailed Description	395
13.6.2	Field Documentation	395
13.6.2.1	flags	395
13.6.2.2	subaddress	395
13.6.2.3	subaddressSize	396
13.7	lpi2c_slave_config_t Struct Reference	396
13.7.1	Detailed Description	397
13.7.2	Field Documentation	397
13.7.2.1	enableAck	397
13.8	lpi2c_slave_handle_t Struct Reference	397
13.8.1	Detailed Description	397
13.9	lpi2c_slave_transfer_t Struct Reference	398
13.9.1	Detailed Description	398
13.9.2	Field Documentation	398

13.9.2.1 completionStatus	398
13.10 lpuart_config_t Struct Reference	398
13.10.1 Detailed Description	399
13.11 lpuart_handle_t Struct Reference	399
13.11.1 Detailed Description	399
13.12 lpuart_transfer_t Struct Reference	399
13.12.1 Detailed Description	400
13.13 pmic_version_t Struct Reference	400
13.13.1 Detailed Description	400
13.14 wdog32_config_t Struct Reference	400
13.14.1 Detailed Description	401
13.15 wdog32_work_mode_t Struct Reference	401
13.15.1 Detailed Description	401
14 File Documentation	403
14.1 platform/board/pmic.h File Reference	403
14.1.1 Detailed Description	404
14.2 platform/drivers/gpio/fsl_gpio.h File Reference	404
14.3 platform/drivers/igpio/fsl_igpio.h File Reference	406
14.4 platform/drivers/lpi2c/fsl_lpi2c.h File Reference	408
14.5 platform/drivers/lpuart/fsl_lpuart.h File Reference	413
14.6 platform/drivers/pmic/fsl_pmic.h File Reference	415
14.7 platform/drivers/pmic/pf100/fsl_pf100.h File Reference	416
14.8 platform/drivers/pmic/pf8100/fsl_pf8100.h File Reference	418
14.9 platform/drivers/snvs/fsl_snvs.h File Reference	420
14.10 platform/drivers/wdog32/fsl_wdog32.h File Reference	422
14.11 platform/main/board.h File Reference	424
14.11.1 Detailed Description	427
14.12 platform/main/ipc.h File Reference	427
14.12.1 Detailed Description	427
14.12.2 Function Documentation	427
14.12.2.1 sc_ipc_open()	427
14.12.2.2 sc_ipc_close()	428
14.12.2.3 sc_ipc_read()	428
14.12.2.4 sc_ipc_write()	428
14.13 platform/main/types.h File Reference	429
14.13.1 Detailed Description	445
14.13.2 Macro Definition Documentation	445
14.13.2.1 SC_R_NONE	445

14.13.3 Typedef Documentation	445
14.13.3.1 sc_src_t	445
14.13.3.2 sc_pad_t	445
14.14 platform/svc/irq/api.h File Reference	446
14.14.1 Detailed Description	448
14.15 platform/svc/seco/api.h File Reference	448
14.15.1 Detailed Description	450
14.16 platform/svc/pad/api.h File Reference	450
14.16.1 Detailed Description	453
14.17 platform/svc/misc/api.h File Reference	453
14.17.1 Detailed Description	456
14.18 platform/svc/timer/api.h File Reference	456
14.18.1 Detailed Description	458
14.19 platform/svc/pm/api.h File Reference	458
14.19.1 Detailed Description	463
14.20 platform/svc/rm/api.h File Reference	463
14.20.1 Detailed Description	466
14.21 platform/svc/irq/svc.h File Reference	466
14.21.1 Detailed Description	467
14.22 platform/svc/seco/svc.h File Reference	467
14.22.1 Detailed Description	468
14.23 platform/svc/pad/svc.h File Reference	468
14.23.1 Detailed Description	469
14.24 platform/svc/misc/svc.h File Reference	469
14.24.1 Detailed Description	471
14.25 platform/svc/timer/svc.h File Reference	471
14.25.1 Detailed Description	472
14.26 platform/svc/pm/svc.h File Reference	472
14.26.1 Detailed Description	474
14.27 platform/svc/rm/svc.h File Reference	474
14.27.1 Detailed Description	477
15 Example Documentation	479
15.1 board.c	479
Index	501

Chapter 1

Overview

The System Controller (SC) provides an abstraction to many of the underlying features of the hardware. This function runs on a Cortex-M processor which executes SC firmware (FW). This overview describes the features of the SCFW and the APIs exposed to other software components.

Features include:

- [System Initialization and Boot](#)
- [System Controller Communication](#)
- [Power Management](#)
- [Resource Management](#)
- [Pad Configuration](#)
- [Timers](#)
- [Interrupts](#)
- [Security](#)
- [Miscellaneous](#)

Due to this abstraction, some HW described in the SoC RM that is used by the SCFW is not directly accessible to other cores. This includes:

- All resources in the SCU subsystem (SCU M4, SCU LPUART, SCU LPI2C, etc.).
- All resource accessed via MSI links from the SCU subsystem (inc. pads, DSC, XRDC2, eCSR)
- OGRAM controller, CAAM MP, eDMA MP & LPCG
- DB STC & LPCG, IMG GPR
- GIC/IRQSTR LPCG, IRQSTR.SCU and IRQSTR.CTI
- Any other resources reserved by the port of the SCFW to the board

1.1 System Initialization and Boot

The SC firmware runs on the SCU immediately after the SCU Read-only-memory (ROM) finishes loading code/data images from the first container. It is responsible for initializing many aspects of the system. This includes additional power and clock configuration and resource isolation hardware configuration. By default, the SC firmware configures the primary boot core to own most of the resources and launches the boot core. Additional configuration can be done by boot code.

1.2 System Controller Communication

Other software components in the system communicate to the SC via an exposed API library. This library is implemented to make Remote Procedure Calls (RPC) via an underlying Inter-Processor Communication (IPC) mechanism. The IPC is facilitated by a hardware-based mailbox system.

Software components (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

1.3 System Controller Services

The SCFW provides API access to all the system controller functionality exported to other software systems. This includes:

1.3.1 Power Management Service

All aspects of power management including power control, bias control, clock control, reset control, and wake-up event monitoring are grouped within the SC Power Management service.

- **Power Control** - The SC firmware is responsible for centralized management of power controls and external power management devices. It manages the power state and voltage of power domains as well as bias control. It also resets peripherals as required due to power state transitions. This is all done via the API by communicating power state needs for individual resources.
- **Clock Control** - The SC firmware is responsible for centralized management of clock controls. This includes clock sources such as oscillators and PLLs as well as clock dividers, muxes, and gates. This is all done via the API by communicating clocking needs for individual resources.
- **Reset Control** - The SC firmware is responsible for reset control. This includes booting/rebooting a partition, obtaining reset reasons, and starting/stopping of CPUs.

Before any hardware in the SoC can be used, SW must first power up the resource and enable any clocks that it requires, otherwise access will generate a bus error. The Power Management (PM) API is documented [here](#).

1.3.2 Resource Management Service

SC firmware is responsible for managing ownership and access permissions to system resources. The features of the resource management service supported by SC firmware include:

- Management of system resources such as SoC peripherals, memory regions, and pads
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments including multiple operating systems executing on different cores, TrustZone, and hypervisor
- Associates ownership with requests from messaging units within a resource partition
- Allows memory to be divided into memory regions that are then managed like other resources
- Allows owners to configure access permissions to resources
- Configures hardware components to provide hardware enforced isolation
- Configures hardware components to directly control secure/nonsecure attribute driven on bus fabric
- Provides ownership and access permission information to other system controller functions (e.g. pad ownership information to the pad muxing functions)

Protection of resources is provided in two ways. First, the SCFW itself checks resource access rights when API calls are made that affect a specific resource. Depending on the API call, this may require that the caller be the owner, parent of the owner, or an ancestor of the owner. Second, any hardware available to enforce access controls is configured based on the RM state. This includes the configuration of IP such as XRDC2, XRDC, or RDC, as well as management pages of IP like CAAM.

Partitions own resources, pads, and memory regions. This includes owning MU resources to communicate with the SCFW. API calls to the SCFW lookup the owner of the MU the call comes in on, and that is treated as the calling partition. Different API calls then enforce operations based on the relationship of the calling partition to the partition being acted on. This association does not directly determine who can access the programming model of a resource IP. This is solely determined by the access rights defined (per partition) for the resource. Note partitions do not have owners (they are the owners), but they do have parent/child relationships. The creator of a partition is the parent unless that parent calls the API to change the parent. If no parent is desired, then the parent should be set to 0 (the SCFW itself). Being the parent provides some rights with respect to API calling (but not peripheral access).

More detail can be found [here](#). The Resource Management (RM) API is documented [here](#).

1.3.3 Pad Configuration Service

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- Configuring compensation for pad groups with dual voltage capability.

The Pad (PAD) API is documented [here](#).

1.3.4 Timer Service

Many timer oriented services are grouped within the SC Timer service. This includes watchdogs, RTC, and system counter.

- **Watchdog** - The SC firmware provides "virtual" watchdogs for all execution environments. Features include update of the watchdog timeout, start/stop of the watchdog, refresh of the watchdog, return of the watchdog status such as maximum watchdog timeout that can be set, watchdog timeout interval, and watchdog timeout interval remaining.
- **Real-Time-Clock** - The SC firmware is responsible for providing access to the RTC. Features include setting the time, getting the time, and setting alarms.
- **System Counter** - The SC firmware is responsible for providing access to the SYSCCTR. Features include setting an absolute alarm or a relative, periodic alarm. Reading is done directly via local hardware interfaces available for each CPU.

The Timer API is documented [here](#).

1.3.5 Interrupt Service

The System Controller needs a method to inform users about asynchronous notification events. This is done via the Interrupt service. The service provides APIs to enable/disable interrupts to the user and to read the status of pending interrupts. Reading the status automatically clears any pending state. The Interrupt (IRQ) API is documented [here](#).

1.3.6 Security Service

The SC firmware provides access to many security functions including:

- Image Authentication
- Generating, exporting, and loading key blobs
- Fuse programming
- Lifecycle management
- Attestation

The Security (SECO) API is documented [here](#).

See the Security Reference Manual (SRM) for more info.

1.3.7 Miscellaneous Service

On previous i.MX devices, miscellaneous features were controlled using IOMUX GPR registers with signals connected to configurable hardware. This functionality is being replaced with DSC GPR signals. SC firmware is responsible for programming the GPR signals to configure these subsystem features. The SC firmware also responsible for monitoring various temperature, voltage, and clock sensors.

- **Controls** - The SC firmware provides access to miscellaneous controls. Features include software request to set (write) miscellaneous controls and software request to get (read) miscellaneous controls.
- **DMA** - The SC firmware provides access to DMA channel grouping and priority functions.
- **Temp** - The SC firmware provides access to temperature sensors.

The Miscellaneous (MISC) API is documented [here](#).

Chapter 2

Disclaimer

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions. While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREE↵NCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE P↵LUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, C 5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobile↵GT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, and UMEMS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. Arm, AMBA, Arm Powered, Artisan, Cortex, Jazelle, Keil, SecurCore, Thumb, TrustZone, and ?Vision are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. Arm7, Arm9, Arm11, big.LITTLE, CoreLink, CoreSight, DesignStart, Mali, Mbed, NEON, POP, Sensinode, Socrates, ULINK and Versatile are trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

(c) 2019 NXP B.V.



Chapter 3

Porting Guide

The System Controller (SC) provides an abstraction to many of the underlying features of the hardware. This function runs on a Cortex-M processor which executes SC firmware (SCFW). The SCFW is responsible for some aspects of system boot, power/clock management, and resource management. As a result, the SCFW implementation is specific to the board. Board specific implementation includes mandatory PMIC support and optional DDR configuration. It also includes optional resource partition configuration.

The board support is contained in a board module consisting of a board.c implementation file and the [board.h](#) interface file. The board.c file has to be ported to any new board.

Functionality in the board module includes:

- **Initialization** - used to initialize board data structures and sometimes HW.
- **Configuration** - used to configure the SCFW, including which resources it keeps.
- **DDR Configuration** - used to configure DDR; This function is called indirectly by the ROM with all true parameters.
- **Resource Config** - used to optionally defined and configure resource partitions required before starting other CPUs
- **PMIC Support** - initialization, power supply control, temp sensor configuration and reporting, etc.
- **Board Reset** - generate board reset; usually standard but could require something unique on some boards
- **Board Control** - interface that can be exposed to SCFW clients handing things like PMIC temp sensor access and user-controlled voltages

The [board.h](#) interface is documented in the [Board Interface Module](#) section.

3.1 Release

The SCFW is released for porting as a collection of object files, header files, make files, build scripts, and source code for the board module. Using this package, one can port board.c for a new board, compile it, and link with the delivered object files to create an SCFW binary.

SCFW is released and tested as part of other SW releases such as Linux and QNX OS releases. As a result, the SCFW port to a board must be based on the version of SCFW supplied with an OS release. SCFW object/porting packages should be supplied with OS releases.

The porting kit contains separate tar files for each SoC/version combination. These can be combined using the following command:

```
find scfw_export_mx8*.gz -exec tar --strip-components 1 --one-top-level=scfw_export_mx8 -xvzf {} \;
```

3.2 Build Environment

SCFW builds are compiled with a cross compiler and will only run on i.MX8 hardware. The SC firmware is a 32-bit program compiled using the GNU C compiler (gcc), debugged using the GNU debugger (gdb/ddd), and documented using doxygen. As a result, a GNU-compliant build environment is required. Linux must be used to compile target builds as that requires a cross compiler.

3.3 Tool Chain

This SW package builds on a Linux host machine. The toolchain for compiling should be obtained from the [ARM download site](#). The version used is the GNU Arm Embedded Toolchain: 6-2017-q2-update June 28, 2017. Download the toolchain source and follow ARM's instructions for compiling on the host Linux machine.

Install the cross-compile toolchain on the Linux host. The TOOLS environment variable then needs to be set to the directory containing the compiler directory. For example, if using the GCC 4.9 cross-compile tools chain and installing to /home/example/toolsgcc-arm-none-eabi-4_9-2015q3 then TOOLS would be set to /home/example. Building also requires srec_cat which is usually found in the Linux srecord package. Optionally the cppcheck package is also useful.

If using bash, then set the TOOLS environment variable as follows:

```
export TOOLS=<your path to dir holding the toolchain>
```

This can be added to .bash_profile.user or .bash_profile depending on the environment.

If using tcsh, then set the TOOLS environment variable as follows:

```
setenv TOOLS <your path to dir holding the toolchain>
```

This can be added to .tcshrc.user or .tcshrc depending on the environment.

3.4 Compiling the Code

The SC firmware can be fully compiled using the Makefile. The command format is:

Usage: make TARGET OPTIONS

SCFW targets are based on the die, not the part number. Some parts are phantoms of other die (for example QP is a phantom of QM) created by fusing options. Phantoms are supported at run-time by the SCFW reading the fuses and adapting. Note some parts are available as both a die and phantom (early samples).

There are three primary die targets:

- **qm** : i.MX8QM die
- **dm** : i.MX8DM die
- **qx** : i.MX8QX die

These generate the image (scfw_tcm.bin) in their respective build directory.

There are several options that can be specified on the make command line:

Option	Action
V=0	quite output (default)
V=1	verbose output
D=0	configure for no debug
D=1	configure for debug (default)
DL=<level>	configure debug level (0-5)
M=0	no debug monitor (default)
M=1	include debug monitor
B=<board>	configure board (default=val)
U=<uart>	configure debug UART (default=0)
DDR_CON=<file>	specify DDR config file w/o extension
R=<srev>	silicon revision
T=<test>	run tests rather than boot next core

Note the debug level will only affect the code being compiled. It will not affect the code delivered in binary (i.e. object) form.

3.4.1 i.MX8QM (QP, some DM) Die Build

The i.MX8QM die targets are as follows:

Target	Action
qm	build for i.MX8QM die, output in build_mx8qm
clean-qm	remove all build files for the i.MX8QM diebuild

3.4.2 i.MX8DM Die Build

The i.MX8DM die targets are as follows:

Target	Action
dm	build for i.MX8DM die, output in build_mx8dm
clean-dm	remove all build files for the i.MX8DM die build

3.4.3 i.MX8QX (QXP, DX, DXP) Die Build

The i.MX8QX die targets are as follows:

Target	Action
qx	build for i.MX8QX die, output in build_mx8qx
clean-qx	remove all build files for the i.MX8QX die build

3.4.4 Generic Targets

The Makefile supports some generic targets:

Target	Action
help	display help test
clean	delete all build directories

3.5 Production

When the SCFW is compiled for release into production devices, it is critical that this is done without debug (default is debug enabled, D=1) and without the debug monitor (default is no monitor, M=0). For example:

```
make qm R=B0 D=0 M=0
```

Turning off debug will eliminate the linking of the standard C library.

3.6 Porting

Porting starts with creating a copy of a NXP-supplied board port such as that for the MEK board (e.g. mx8qx_mek). These are found in the platform/board directory. Note the validation board ports dynamically detect the PMIC which affects boot time. Production ports should not do this.

- Create a copy and name it soc_board where soc is the name of the Soc and board is the name of the board
- The Makefile should be modified to compile all the board module files. Usually this is just board.c but it could also include other source files in the board directory such as DDR configuration code, etc.
- The board.bom file should be modified to include drivers required by the board file that are not part of the standard build. This is usually just PMIC drivers. LPI2C, GPIO, etc. drivers are built in already.
- Modify board.c to provide support for the new board.
- Build the SCFW as described in the next section (e.g. make qm B=newboard).

The resulting binary can be found in the output directory (e.g. build_mx8qx) as scfw_tcm.bin.

Note the board.c file can call any of the internal functions within the SCFW including driver functions and SCFW API functions. When calling SCFW API functions, use the internal version (those without the sc_ prefix). For example, call [pm_get_clock_rate\(\)](#) instead of [sc_pm_get_clock_rate\(\)](#). The internal functions don't take an IPC channel as the first parameter and instead take a calling partition number. Use SC_PT for calls intended to come from the SCU and the partition number for calls intended to come from other partitions. The API description for the latter is included here for reference.

The SCFW is built on top of the Kinetis SDK for L5K. The CMSIS, C startup, and many of the drivers come from the KSDK. KSDK drivers include GPIO, LPI2C, LPIT, LPUART, MU, and WDOG32. The GPIO an LPI2C can be used in the board.c port to interface with the SCU RGPIO and SCU LPI2C.

3.7 Porting Notes

Below are some suggestions for board porting:

- Don't modify the section marked DO NOT CHANGE.
- Do not probe for a PMIC like the NXP validation board reference does (this consumes boot time).
- Don't communicate to the PMIC until absolutely necessary (I2C is slow).
- Using the `rom_caller` variable in your DDR config file to avoid running from ROM is faster and easier to debug but it is too late when booting the AP cluster from DDR.
- If M4 boot time is important and if the M4 code doesn't use DDR then don't configure DDR early. Wait until after the M4 has started. An 'early' parameter is passed to `board_init_ddr()` to indicate which phase the call is occurring in.
- Configure any supplies always needed in `board_init()`. Keep in mind this is still pretty late in the boot process (only after the SCFW is loaded and run). Any supplies needed to load the SCFW from the boot device must be configured using the OTP in the PMIC.
- `board_set_power_mode()` and `board_set_voltage()` are where mapping of SoC power inputs to PMIC supplies should be done. These functions may be called as a result of a client calling `sc_pm_set_resource_power_mode()` on a SoC resource or when changing the frequency for some resources that then need a different voltage.
- There are eight resources defined for board-level components (board resources). These are `SC_R_BOARD_R0` through `SC_R_BOARD_R7`.
- `board_trans_resource_power()` is where mapping of board resource power inputs to PMIC supplies should be done. This function is called as a result of a client calling `sc_pm_set_resource_power_mode()` on a board resource.
- `board_set_control()` should be used if SCFW clients need to be able to set the voltage for PMIC supplies to board resources. The control would be `SC_C_VOLTAGE`. This function is called as a result of a client calling `sc_misc_set_control()`.
- If power supplies are shared, usage counters will need to be used to keep track of how many domains or resources are using a supply and only change its state when the counter transitions from 0 to 1 or 1 to 0.
- Drivers are provided for the NXP PF100 and PF8100/8200 PMICs. If a new PMIC needs to be supported then the code should just be part of the board code base (not a new driver).
- `board_parameter()` is used to return various board design option info. For example, is the PCIe driven from an internal or external clock.
- `board_rsrc_avail()` returns `SC_TRUE` if a resource exists. The default is to return that all exist. Some boards will remove power for some resource (DRC 1, or ADC). This function then has to tell the SCFW that is the case else the SCFW will attempt to access, hang, and the SCFW WDOG reset the system. This is also the case for some i.MX8 packages.
- Isolate HW for booting cores by defining resource partitions in `board_system_config()`. Note these partitions should then be specified in the boot container using the `mkimage -p` option.

3.8 Boot Flow

The i.MX8 boot architecture is described in a document by that name. By the time the SCFW runs, most of the initial images have been loaded (SCFW, SECO FW, AP IPL, M4 images, etc.). Loading of AP images is done later when the AP cores are started and run the ROM and/or AP IPL. All the loading is done by the SCU ROM and once it is done it jumps to the SCFW which has no ability to load anything further. The ROM does not start any of the CPUs. The SCFW does this only after it configures the isolation HW and is ready to field API requests from new running cores. The SCFW is also responsible for configuring the DRC if not already done by the SCU ROM via DCD. So, the basic boot flow of the SCFW is to configure the isolation HW, power up various parts of the SoC, configure the DDR, and start CPUs as requested by the ROM. It then enters a WFI loop executing API requests.

There are two primary boot modes supported by the SCFW: standard and early. In standard, no CPU is started until all the other steps are completed. At the end, all CPUs are started in the order they are requested by the ROM (which is based on the order they occur in the boot image). In early, some of the CPUs are started early before DDR is configured and before later CPUs are powered up or started. This mode is used to minimize the time from POR to M4 execution for some specific fast-boot use-cases. In this mode, early CPUs report they are done using [sc_misc_boot_done\(\)](#).

The boot mode is configured using one of the flags in the boot container. Bit 22 of the flags (SC_BD_FLAGS_EARLY_CPU_START) must be set for early boot mode. This is done when the image is created using mkimage. The -flags argument passes a flag as a hex value. See [Boot Flags](#) for more info.

The boot flow diagrams below show the flow, including call-outs to the porting layer (board.c). Typical boot times are listed. These are measured values on existing i.MX8 reference boards. These times can change significantly as a result of board design, PMIC configuration, DDR configuration, and implementation of the porting layer. Compile is with DL=0 option to minimize debug output. The DRC is configured by the SCFW rather than by the ROM via DCD. The system config is an example that configures for all M4's to run in an isolated partition.

3.8.1 Standard Boot

The standard SCFW boot flow is shown in the diagram below:




Figure 3.1 Standard SCFW Boot Flow

Details on the [board.h](#) interface are documented in the [Board Interface Module](#) section.

The boot times (measured on NXP reference boards) are as follows:

Phase	Typical Execution Time (ms)
Banner	0.1
Init	1.8
Config	3.2
DDR	5.3
SConfig	2.3
Prep	8.2
Boot	20.9

The Boot time represents the time at which all the CPUs requested to be started by the ROM will be started (relative to the time SCFW runs).

3.8.2 Early Boot

The early SCFW boot flow is show in the diagram below:




Figure 3.2 Early SCFW Boot Flow

Details on the [board.h](#) interface are documented in the [Board Interface Module](#) section.

The boot times (measured on NXP reference boards, DCD run by ROM) are as follows:

Phase	Typical Execution Time (ms)
Banner	0.1
Init	1.8
Config	2.9
DDR	0.0
SConfig	2.3
Prep	8.2
Early	7.9
Boot	16.2

The Early time represents the relative time at which the early cores will be started. The Boot time represents the relative time at which the remaining CPUs requested to be started by the ROM will be started (usually the AP core). Early cores are usually M4 cores and determined by calling `board_early_cpu()`.

Note that starting cores early is not sufficient to guarantee they can run to the point of handling critical tasks. SCFW API calls could block if the SCFW is configuring DDR, powering up other subsystems, or starting other CPUs. As a result, when in the early boot mode, the SCFW will wait for all cores started early to make an API call to inform the SCFW that they are past the critical boot stage and okay with SCFW API delays. The API call is `sc_misc_boot_done()`. While waiting on these calls, the SCFW is not proceeding to boot the non-early cores so this feature, while accelerating the boot of early cores, comes at the expense of boot time for non-early cores (usually the AP cores).

PMIC fuses are normally set to insure all power supplies are enabled and the voltage is correct for starting subsystems required for initial boot. This includes supplies for all early CPUs. The overhead for communicating to the PMIC (usually via I2C) is too high in a critical boot time case. Dynamic PMIC programming should be restricted to the power up of non-early subsystems and CPUs (typically AP cores, GPU, etc.).

3.9 Testing

When bringing up a new board, SCFW tests should be run before attempting to boot Linux. The tests are primarily used internally to NXP and not documented in detail beyond this section. In general, any hangs when running the tests indicate lack of power from the PMIC, incorrect board configuration, or improper DDR configuration. Tests are compiled in using the `T=<test>` option.

Test	Description
a5x	Tests Cortex-A subsystem(s) power up and access
all	Runs all automatic test
audio	Tests audio subsystem power up and access
cci	Tests CCI subsystem power up and access
conn	Tests connectivity subsystem power up and access
db	Tests DB subsystem power up and access
dblogic	Tests DBLOGIC subsystem power up and access
dc	Tests display subsystem(s) power up and access
ddr	Basic DDR test
ddr_stress	SCU-based DDR stress test
dma	Tests DMA subsystem power up and access
drc	Tests that the DRC(s) can be powered, configured, and DDR accessed
dsc	Test that all subsystems can be powered and each DSC accessed
gpu	Tests GPU subsystem(s) power up and access
hsio	Tests HSIO subsystem power up and access
img	Tests imaging subsystem power up and access
lsio	Tests LSIO subsystem power up and access
m4	Tests M4 subsystem(s) power up and access
pm	Tests power management service
pmic	Tests PMIC temp sensor(s)
rm	Tests resource management service
temp	Tests all SoC temp sensors
timer	Tests timer service
vpu	Tests VPU subsystem power up and access

The first test that should be run on a new board is the dsc test. This will determine if all resources (not removed via [board_rsrc_avail\(\)](#)) can be powered and accessed. The drc, ddr, and ddr_stress tests should then be run to insure the DDR passes basic test. In the end, the all test should be run without hangs. Then the DDR stress test application should be run. Then OS booting can be tested.

All tests can be run as a single test if the T=all option is used. In this case, the tests are stored in an overlay image called scfw_tests.bin. This needs to be loaded into OCRAM (0x100000). This can be done using the flash_scfw_test target for mkimage.

3.10 Board IOCTL

The [sc_misc_board_ioctl\(\)](#) function is passed almost directly to the [board_ioctl\(\)](#) function. This can be used to implement customer-specific functionality. Three parameters are passed and returned by pointer and an error code is returned.

This call has no resource associated and therefore no security. The MU the API call came from is passed in and the partition number that owns that MU is also passed in. These can be used to implement some kind of security.

The [board_tick\(\)](#) function can be used to do periodic things like implement a HW monitor or custom watchdog, etc. There are two user defined IRQs (SC_IRQ_USR1/2) back to the SCFW API clients that can be triggered using [ss_irq_trigger\(\)](#).

3.11 Debug

3.11.1 Logging

The SCFW can log to a UART. The board.c file determines which UART will be used. Ideally, this should be the SCU UART as use of any other UART will impact power as additional subsystems have to be powered up for the SCU to access other UARTs. Default baud rate is 115,200bps.

By default, the SCFW has debug enabled (D=1), with a debug level of 2 (DL=2). The default debug categories can be found in the debug.h file. The object files in the porting package are compiled with the default debug.h settings but with DL=0. The compile of the board port files can be controlled by modifying debug.h or overriding the debug level (DL option). This will only affect compilation so only the files being compiled (usually board.c) and not the files delivered as object files.

Debugging board port files should be done using the BOARD category which is enabled by default. Use the `board_←_print()` macro. The format of this macro is the same as standard `printf()` but with a debug level parameter as the first argument. Output will occur if the dl argument is less than or equal to the debug level. The debug level can be set at compile via the debug.h or the `DL=<debug level>="">` make option.

`board_print(dl, format string, optional args ...);`

Output will occur if `dl <= DEBUG_LEVEL`.

Production SCFW should always be compiled with DL=0 to avoid extending boot time.

3.11.2 Debug Monitor

A debug monitor can be compiled into the SCFW using the M=1 make option. This can be used to R/W memory or registers, R/W power state, and dump some resource manager state. See [Debug Monitor](#) for more info.

Production SCFW should never have the monitor enabled (M=0, the default)!

3.11.3 JTAG

A JTAG debugger can also be used to debug the SCFW. Source-level debug is only available for the board port source files. Symbols are available in the object files as they are compiled with the -g -Os options. Note symbols should be stripped from final object files for production SCFW.

Chapter 4

Usage

4.1 SCFW API

Calling the functions in the SCFW requires a client API which utilizes an RPC/IPC layer to communicate to the SCFW binary running on the SCU. Application environments (Linux, QNX, FreeRTOS, KSDK) delivered for i.MX8 already include ports of the client API. Other 3rd parties will need to first port the API to their environment before the API can be used. The porting kit release includes archives of the client API for existing SW. These can be used as reference for porting the client API. All that needs to be implemented is the IPC layer which will utilize messaging units (MU) to communicate with the SCFW.

The SCFW API is documented in the individual API sections. There are examples in the Details section for each service.

- [Resource Management](#)
- [Power Management](#)
- [Pad Configuration](#)
- [Timers](#)
- [Interrupts](#)
- [Miscellaneous](#)

4.2 Loading

The SCFW is loaded by including the binary (scfw_tcm.bin) in the boot container.

4.3 Boot Flags

The image container holding the SCFW should also have the boot flags configured. This is a set of flags (32-bits) specified with the -flags option to mkimage.

These are defined as:

Flag	Bit	Meaning
SC_BD_FLAGS_NOT_SECURE	16	Initial boot partition is not secure
SC_BD_FLAGS_NOT_ISOLATED	17	Initial boot partition is not isolated
SC_BD_FLAGS_RESTRICTED	18	Initial boot partition is restricted
SC_BD_FLAGS_GRANT	19	Initial boot partition grants access to the SCFW
SC_BD_FLAGS_NOT_COHERENT	20	Initial boot partition is not coherent
SC_BD_FLAGS_ALT_CONFIG	21	Alternate SCFW config (passed to board.c)
SC_BD_FLAGS_EARLY_CPU_START	22	Start some CPUs early
SC_BD_FLAGS_DDRTEST	23	Config for DDR stress test
SC_BD_FLAGS_NO_AP	24	Don't boot AP even if requested by ROM

See the [sc_rm_partition_alloc\(\)](#) function for more info. Note some of the flags are inverted before calling this function! This results in a default (all 0) which is appropriate for normal OS execution. That is a partition which is secure, isolated, not restricted, not grant, coherent, no early start, and no DDR test.

Chapter 5

Resource Management

SCFW is responsible for managing ownership and access permissions to system resources. The resource management functions of the SCFW are used to divide up the System on a Chip (SoC) resources and to control master transaction attributes and peripheral access permissions. The features supported by the SCFW are:

- Management of system resources such as SoC peripherals, memory regions and pads.
- Allows resources to be partitioned into different ownership groupings that are associated with different execution environments.
- Allows owners to configure access permissions to resources.
- Provides hardware enforced isolation.

See the [Overview](#). The Resource Management (RM) API is documented [here](#).

5.1 Partitions

One of the primary concepts of resource management in the SCFW is resource partitions (aka partitions). These are used to define a 'logical SoC' made up of resources, pads, and memory regions.

Partitions have the following characteristics. All partitions:

- can be created and destroyed, at boot and dynamically during run-time,
- have a hierarchical relationship, every partition has a parent,
- own resources (master and peripheral), pads, and memory regions,
- are restricted, by default, to only accessing the resources they own,
- can be booted, rebooted, and powered down,
- have a power state; can transition to other power states,
- have a watchdog timer, RTC alarm, and system counter alarm.

Partitions are created by calling the SCFW to allocate them. Resources, pads, memory regions, etc. are then assigned or moved to the new partition thus defining the 'logical SoC'. The SCFW uses an assignment scheme for resource management rather than an allocation scheme. This is similar to virtualization and VMs.

At boot all resources belong to one partition. The SCFW creates some partitions in the board porting layer and then others are created dynamically by the running CPUs. Partitions should be created in the SCFW for any CPU that will be started by the SCFW due to parameters passed from the ROM and defined in the boot image containers.

Partitions can be created in several ways. They can be created by default by the SCFW using parameters passed from the ROM (determined by parameters in the boot container), they can be created in the [board_system_config\(\)](#) function of the board porting layer of the SCFW, or be created dynamically by calling [sc_rm_partition_alloc\(\)](#).

Partitions have several attributes that are defined when they are created:

- **Secure** - by default, master would generate secure transactions and resources would require secure access. Only a secure partition can create another secure partition. Used primarily for TrustZone.
- **Isolated** - use XRDC2 to isolate. Should be true for all partitions except when a secure partition creates a non-secure partitions running on the same CPU as a secure partition. This parameter just results in the partition having the same DID as the parent.
- **Restricted** - true if the partition cannot create partitions.
- **Grant** - true if all resources in this partition should always remain accessible to the parent. Only used when creating a partition with no CPUs. Useful to just isolate the access of a bus master like a DMA channel to a subset of memory.
- **Coherent** - true if this partition will contain both AP clusters running in an SMP configuration.

The boot partition parameters come from the container. See the [Boot Flags](#) section.

In addition, partitions can be made confidential using the [sc_rm_set_confidential\(\)](#) function. A confidential partition cannot not have any resource or memory assigned to it anymore. Useful for some security related use-cases.

For more information on resets and partition reboot, see the [Reset](#) section of the Porting Guide.

5.2 Resources

Resources represent the IP blocks in the SoC. They can be masters (i.e. generate bus transactions), peripherals (i.e. have a programming model), or both. Resources always have an owning (only one) partition. Access control of resources consists of two primary mechanisms:

- **API Access** - the SCFW API functions use info like the calling partition and resource parameter to decide if actions can be take on a resource. The ownership of the resource and hierarchical relationship of the owning partition and the calling partition are used to decide if operations are authorized. These access rights vary by function and are described in the function documentation.
- **Hardware Protection** - the SCFW programs the underlying [protection hardware](#) (XRDC2 in the case of i.MX8) to control which masters can access which peripherals. Access permissions are maintained for each resource and can be set by the owner for each accessing partition. By default, only masters in a partition can only access peripherals in the same partition.

Resources can be assigned or moved by the owner to another partition. Master resources can have security, privilege, SMMU bypass, and streamID (SID) set. Peripheral resources can have access permissions set. The security state of masters can only be set if the partition owning the master is secure.

5.3 Pads

Pads represent the individual pads of the SoC. They are owned by partitions. They have no direct access, so access control is similar to the SCFW API access control of resources.

5.4 Memory Regions

Memory regions represent blocks of memory with a start and end address. Once defined, they have ownership and access controls similar to resources. They support both kinds of access protections. The memory region owner can:

- assign/move to another partition
- can create a new memory region within the bounds of an existing owned region
- can split a region
- can configure access permissions

The i.MX8 hardware implementation limits the number of memory regions to 16.

5.5 SCFW API

CPUs in partitions make SCFW API calls via a remote procedure call (RPC) mechanism. The RPC mechanism serializes the call and sends it over an inter-processor communication (IPC) mechanism implemented via message units (MU). Message units are resources and since all resources are owned by a partition, the SCFW can identify the owner and hence determine the calling partition. The calling partition is often used to determine if an operation is allowed or not.

The SCFW has the following services that operate on partitions and resources:

- **Resource Management (RM)** - used to manage partitions, resources, pads, memory regions
- **Power Management (PM)** - used to boot, reboot, and change power state of partitions and resources
- **Timer** - used to configure and use partitions-specific watchdogs and alarms
- **Interrupt (IRQ)** - used to manage interrupts sent to partitions via their MUs

The other services (pad, miscellaneous, and security) do not operate on partitions or resources. The Resource Management (RM) API is documented [here](#).

Note there are eight MUs (five in LSIO, one in each M4, and one in the SCU itself) that are used to communicate to the SCFW). This is because one end of each of these is accessible only via a private bus used by the SCU.

- SC_R_MU_0A-4A (A side used by CPUs, B-side used by SCU)
- SC_R_M4_0_MU_1A (A side used by CPU, B-side used by SCU)
- SC_R_M4_1_MU_1A (A side used by CPU, B-side used by SCU)
- SC_R_SC_MU_1A in the SCU (both sides used by SCU for loopback testing)

The SCFW does not dictate which CPU uses each of these. Access is controlled by the standard SCFW RM partitioning. SCFW has to power at least one up for each CPU and these are specified in the boot container. The default in mkimage is the M4 MU for each M4 and MU_0A for the AP.

Beyond this, all usage is determined by the board.c port and the AP/M4 SW. Access to MUs is controlled by the SCFW RM partitioning which is configured in board.c and at run-time by the SW themselves. Typical usage is MU_0A is kept and used by the AP secure code and MU_1A is used by the AP non-secure code. Using AP clusters to run separate OSES or using a hypervisor would require additional usage of these MUs.

5.6 Hardware Resource/Memory Isolation

The i.MX8 SoC contains a mix of Cortex-A and Cortex-M CPUs which frequently operate in an asymmetric mode with different software environments executing on them (OSes, RTOSes, etc.). To keep these SW environments from unintentionally interfering with each other, i.MX8 contains HW mechanisms to enforce isolation. These mechanisms operate in a manner similar to ARM's TrustZone in that transactions from masters are annotated with user-side band information to indicate their domain and the access controls allow/disallow access to peripherals/memory based on this information.

The HW that does this is the XRDC2 (aka XRDC). The XRDC consists of a manager (per subsystem), MDAC, PAC, MSC, and MRC components. The MDAC is used to annotate the transactions and the PAC, MSC, and MRC are used to control access. See the figure below for the basic XRDC integration architecture. In i.MX8, the XRDC replaces the RDC and TrustZone components (CSU, TZASC, etc.) found in previous i.MX processors.




Figure 5.1 XRDC Interaction for Bus Transactions

There are five XRDC components:

- **Manager (MGR)** - provides the programming interface for the entire XRDC
- **Master Domain Assignment Controller (MDAC)** - identifies transaction sources/types and appends information such as domain ID (DID), streamID (SID), etc.

- **Peripheral Access Controller (PAC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports up to 128 different peripherals (IPS or APB based); based on module enables and/or select signals so has no concept of addressing
- **Memory Space Controller (MSC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports a single memory space; has no concept of addressing
- **Memory Region Controller (MRC)** - accepts/rejects transactions based on transaction attributes and programmed permissions; supports multiple memory spaces by allowing the overall space to be divided into regions (with programmable start/end addresses)

The SCFW configures the XRDC2 components based on partition, resource, and memory region configuration. For more information on the XRDC capabilities, refer to the XRDC2 section of the RM.

5.7 Example

The following shows the partition creation for an example system. Initially, the SCFW creates three partitions. The SCFW and SECO partitions are secure and isolated. The boot partition parameters depend on the boot [flags](#) from the boot image container. These would also normally be secure and isolated. The boot partition contains all the memory and almost all the resources. Only the minimal resources required for the SCFW and SECO to function are owned by those partitions.

Initial RM partition state:

- Partition 0: SCFW
- Partition 1: Boot partition
- Partition 2: SECO




Figure 5.2 Initial Partition Configuration

Before starting the CPUs, the SCFW calls [board_system_config\(\)](#). This is where the partitions are created for CPUs started by the SCFW. An M4 partition would normally be non-secure.

RM partition state:

- Partition 0: SCFW
- Partition 1: ATF
- Partition 2: SECO
- Partition 3: M4




Figure 5.3 Board Partition Configuration

The boot partition can also be considered the ATF partition because that is the first thing run on the AP core. ATF creates a partition for Linux to use. This partition would typically be non-secure and not isolated. The Cortex-A CPUs, MU0A, the SC_R_SYSTEM resource, and a little bit of memory are kept by the ATF partition. All other resources are assigned to the Linux partition.

RM partition state:

- Partition 0: SCFW
- Partition 1: ATF
- Partition 2: SECO
- Partition 3: M4
- Partition 4: Linux




Figure 5.4 Final Partition Configuration

ATF starts Linux. Linux could dynamically create an additional partition for the other M4 to handle something like sensor fusion or a media processing engine.

Chapter 6

Reset

In a traditional application processor with a single SMP domain running a single software system, the reset types are normally limited to resetting the CPU, resetting the SoC, or resetting the entire system (i.e. board). There can be many sources of reset such as a SW request, watchdog expiration, fault, etc.

In most cases, resetting the CPU or SoC have limited value. When most software systems start they assume all the peripherals will be found to be in a reset state. For this reason, systems typically reset the entire board, or at least the entire part of a board used by a specific SoC (the SoC and all of its external peripherals, memory, etc.).

In an SoC like i.MX8, there are many CPUs and those CPUs are mostly running different software systems. These software systems are making use of different IP in the SoC. These resources are divided into "logical" systems (resource partitions) that ideally would have independent reset. In i.MX8, the definition of these resource partitions is configured at run-time. Resets in the SoC are mostly organized by power domain and so IP cannot be individually reset. As a result, if two resources are used by two different partitions and one of those partitions is rebooted, the peripheral cannot be reset. The common bus fabric, DDR controller, PMIC, padding, etc. also cannot be reset without affecting the other system. So reset of a resource partition in i.MX8 will result in a reset of the CPUs in that partitions and some of the IP. Which IP depends on how things are partitioned and how those things are organized into power domains within the SoC. The SCFW will reset everything it can without adversely affecting the other running partitions.

6.1 Board Design

For reset to work properly, the board design has to be correct. This involves the connection of the PMIC to i.MX8 and the PMIC fuse programming. The SCU_WDOG_OUT signal (aka JTAG_TRST_B) must be connected to the watchdog input of the PMIC (e.g. WDI). This is required so that the PMIC will reset the voltages back to the level and on/off state found at initial POR. The PMIC fuses must be programmed so that assertion of the watchdog signal will return the voltages to default but it must not allow the boot voltages (VDD_MAIN, SNVS, SCU_1P8) to go to 0 volts first. The POR (aka MCU_RESET) must also not get asserted. This is sometimes called a "soft" reset. Do not use the PMIC "hard" reset option. If this is not done correctly the reset reason may be lost. To try to support the reset reason better, the reason and the partition that caused the reset is also stored in the SNVS persistent storage. This requires that the SNVS supply not go to 0v when the board is reset.

It is also important to correctly make use of GPIO, I2C, SPI, etc. These must not have functionality required for multiple partitions shared on the same IP. Also, resets to external devices need to be correctly grouped to allow a rebooted partition to safely assert reset to its board-level devices.

6.2 CPU Reset

A CPU can be reset with `sc_pm_cpu_reset()`. Note this just resets the CPU. None of the peripherals or bus fabric used by the CPU is reset. State configured in the SCFW is not reset. Code is not reloaded. The SW running on the core has to understand and deal with this (most cannot). Note this can also leave the IPC protocol over an MU to the SCU in an confused state.

6.3 Partition Reset

A partition reset can be initiated by `sc_pm_reboot()`, `sc_pm_reboot_partition()` or via a SW watchdog.

This kind of reset has limitations. IP on a common reset signal cannot be reset if the reset also applies to resources owned by other partitions. For example, if a CAN controller is owned by one partition and a DMA channel is owned by another partition, neither will be reset when resetting one partition because it would result in a peripheral in another partition getting inadvertently reset. For this reason, resource partitioning must be very carefully planned to allow most resources to get reset (this is not always possible). For all resources not reset, the SW has to handle the situation where IP has not been reset, either with drivers that understand this or with early boot code that configures all peripherals back to a reset state. The second option is preferred as it will stop bus masters before continuing a boot. In addition, shared bus fabric is not reset and code is not reloaded.

It requires the following:

- creation of partitions representing various logical systems
- start of the partitions via `sc_pm_boot()`

6.3.1 Partition Creation

To reset only a partition, obviously that partition has to exist. By default, most of the resources are in one boot partition. Only those required for the SCFW or SECO are in other partitions. Creation of partitions is done via the SCFW [Resource Management Service](#). This should be done by the SW that will start the partition. The SCFW RM documentation contains examples (see details) for this.

For SW systems started at boot (by the SCFW at the request of the boot ROM), partitions should be created in the SCFW board port (board.c). This is covered in detail in the Porting Guide. There is an example of this in the SCFW ports to all NXP boards.

Note that if the M4 uses DDR then that and the common bus fabric to get to DDR will not be reset.

6.3.2 Partition Boot

For a watchdog to understand how to reboot a partition, it must know which CPU to start (there can be multiple CPUs in a partition), which MU needs to be powered on for SCFW communication, and what address to start the CPU at. This info is provided in the `sc_pm_boot()` call.

This call can be made directly by boot SW that creates and starts a partition. It is also made when a partition is created and started by the SCFW as a result of info passed from the boot ROM. This info comes from the boot container. When creating a boot image, mkimage can take a partition argument (-p) along with the CPU and MU for an image added to a container. When this is done, `sc_pm_boot()` is called internally for that image. See the mkimage flash_regression_↔ linux_m4 target as an example.

Note a callout is made to [board_reboot_part\(\)](#) in board.c to allow the SCFW board port to override the reboot, modify the parameters, log, or do a board reset. Implementations could count reboots within a period of time to determine a partition reboot is not sufficient and then do a board reset. This function could also reset IP or external HW if required. A 32-bit reboot mask is returned from this function which indicates which partitions should be given the opportunity to delay the reboot until some action is taken. This action could be to clean up some MU IPC protocol or even to power off resources in shared power domains so that when the reset is continued the peripheral reset can occur.

A callout is made to [board_reboot_part_cont\(\)](#) when the partition's resources have been powered off but before they are powered back on and the primary CPU started. This can be used to log something, modify a boot parameter, or complete an action started in [board_reboot_part\(\)](#).

6.3.3 mkimage

By default, the SCFW creates the following partitions:

- 0 - SCFW
- 1 - boot
- 2 - SECO

Additional partitions can be created in board.c or even at run-time.

By default, mkimage will specify AP images as partition 1 (boot) and M4 images as partition 0. This is the case even if the container only has an M4 image! A 0 partition in the container will tell the SCFW to start the core but it is not correctly associated with the boot partition. This means it cannot be rebooted via SW or wdog. This configuration should not be used.

The mkimage -p option can be used to set the partition number. All M4 images should have a -p option specified.

Additional partitions may be created by board.c. In addition, ATF will create another partition for the non-secure OS. This is usually 3 if board.c does not create any new partitions. ATF moves all resources it does not require to the OS non-secure partition.

6.4 Board Reset

A board reset can be accomplished by calling [sc_pm_reset\(\)](#). For security, only the owner of the SC_R_SYSTEM resource or a partition with access permissions to SC_R_SYSTEM can call this function, otherwise SC_ERR_NOACCESS will be returned. This resets everything and results in a full reboot (code reloaded, etc.). This kind of reset can also be initiated by a watchdog.

6.5 Watchdog Reset

There are two kinds of watchdogs in the system: software watchdogs and hardware watchdogs.

The SCFW implements a software watchdog for each partition. This can be used by any core including AP or M4. The action taken is set using the [sc_timer_set_wdog_action\(\)](#).

- SC_TIMER_WDOG_ACTION_PARTITION - resets the associated partition (default)

- SC_TIMER_WDOG_ACTION_WARM - calls [board_reset\(\)](#) with type = SC_PM_RESET_TYPE_COLD
- SC_TIMER_WDOG_ACTION_COLD - calls [board_reset\(\)](#) with type = SC_PM_RESET_TYPE_WARM
- SC_TIMER_WDOG_ACTION_BOARD - calls [board_reset\(\)](#) with type = SC_PM_RESET_TYPE_BOARD
- SC_TIMER_WDOG_ACTION_IRQ - sends interrupt to the partition and parent partition

For security, only the owner of SC_R_SYSTEM or a partition with access permissions to SC_R_SYSTEM can change the action via [sc_timer_set_wdog_action\(\)](#). See the [Timer Service](#) for more info on using the SCFW provided watchdogs.

Hardware watchdogs are available on the SCU and the M4 cores. The SCU watchdog monitors the health of the SCU running SCFW and will reset the system if the SCFW fails to service the watchdog.

The M4 HW watchdog will initiate the action as specified by [sc_timer_set_wdog_action\(\)](#).

6.6 Reset Reason

An SCFW client can call [sc_pm_reset_reason\(\)](#) to get the reason for their last reset. It will only return the actual SoC reset reason if no other reset has occurred for the calling partition (in which case it will return the reason for the partition reset).

A reset reason is reported in the SCU and (2x) M4 ASMC. These reasons will be lost if the power to the SCU and/or M4 cores is lost as part of the reset. If the reason is known to the SCU before the reset, it will also store the reason and the partition causing the reset in the SNVS persistent storage (requires SNVS voltage not be lost). The partition causing the reset can be obtained using [sc_pm_get_reset_part\(\)](#) function. The SCU can do this for all resets (partition and board) except for board resets triggered by the SCU HW (SCU watchdog, SCU lockup, SCU ECC error) and similar from SECO. All resets initiated by the AP or M4 result in interrupts to the SCU allowing it to record this reset info.

Another mechanism to communicate a reset reason is the messaging unit (MU). When the SCFW reboots a partition it will first set bit 18 (IR1) in the control register (CR) of the MU (SCU-side) used by that partition to communicate with the SCFW. This will generate general interrupt 1. This can be read/cleared on the client side in the status register (SR) as GIP1. This will also generate an interrupt if unmasked via GIE1 in the client-side MU CR.

Note depending on the connection of the WDOG_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the original reason or the SNVS stored reason may be lost. See the [Board Design](#) section.

6.7 Notification

The SCFW can generate interrupts to notify an impending partition reboot and notify the completion of the reboot. There is an IRQ group for these two conditions with one interrupt per partition. See [Interrupts](#) for more info.

- SC_IRQ_GROUP_REBOOT - IRQ to notify a reboot is about to start, occurs after the CPUs in the partition have been stopped but before anything else is reset
- SC_IRQ_GROUP_REBOOTED - IRQ to notify a reboot is done, occurs just before the primary CPU in the partition is started

The above are IRQ groups. Each bit position represents the interrupt associated with that partition number (e.g. bit 3 will be generated when partition 3 is rebooted).

If [board_reboot_part\(\)](#) in the board.c porting code returns a mask indicating a partition can delay the reboot, then reboot IRQ must be used. The ISR should do any desired action, and indicate done by calling [sc_pm_reboot_continue\(\)](#). Only after all the partitions that can delay the reboot call this function will the reboot take place. This mechanism can be used to clean up an MU IPC protocol or even to power off resources in shared power domains so that when the reboot is continued the peripheral reset can occur.

A timeout for the reboot delay can be defined using the BOARD_PARM_REBOOT_TIME parameter returned by [board_parameter\(\)](#). If the timeout occurs, the action to be taken can be defined using [board_reboot_timeout\(\)](#). This includes do nothing, force the reboot, or generate a board fault which calls [board_fault\(\)](#) and can be implemented to reset the board.

6.8 AP Reset Scenarios

In a typical system, the M4 is in a sperate partition with higher priority than the AP. There are various ways to detect and handle an AP CPU hang.

- Take no corrective action if the AP hangs. Configure the AP watchdog to just send an interrupt to the M4 so it is aware. M4 watchdog would be configured to reboot the board. See [sc_timer_set_wdog_action\(\)](#).
- Implement a heartbeat between the M4 and AP. M4 will reboot the AP when it does not hear from the AP (immediately or schedule when most appropriate). The M4 is then aware if the AP is continuously rebooting. Can also use the heartbeat protocol to know if the AP successfully rebooted. If either of these then reboot the board by calling [sc_pm_reset\(\)](#).
- Implement heartbeat by using the AP watchdog. Configure it to generate and interrupt to the M4 rather than a reboot. Then treat as above.
- Configure AP to reboot. M4 can use the reboot notification IRQ to determine AP is continuously rebooting and decide if/when to do a board reset.
- Implement [board_reboot_part\(\)](#) to detect if the AP is continuously rebooting and take corrective action.

The above provide flexibility on if/when/kind of corrective action. Can be implemented across more than two partitions. Can also be implement with AP higher priority than M4.

6.9 Examples

There are several common use-cases which vary depending on which CPU boots which partition and what can reboot the partition. On SoC with multiple M4, these use- cases can be combined.

Note only the owner of SC_R_SYSTEM or a partition with access permissions to SC_R_SYSTEM can do things like power off the board, reset the board, and set the RTC. By default this is owned by the boot partition unless assigned to another partition.

6.9.1 AP Independent from M4

This is a common automotive use-case. The boot sequence is as follows:

- SCU ROM loads SECO FW and SCFW

- SCU ROM loads M4 and AP code (either could be a pre-loader/SPL)
- SCFW is run
- SCFW configures the partitions in [board_system_config\(\)](#)
- SCFW starts the M4 followed by the AP

So long as the resources are partitioned correctly, both partitions can be rebooted without affecting the other. This can be done via watchdog expiration. It cannot be done via SCFW API call. Normally SC_R_SYSTEM would be assigned to the M4 and the AP would not have write permissions.

6.9.2 M4 Boots AP

This is a common automotive use-case (Android Auto). The boot sequence is as follows:

- SCU ROM loads SECO FW and SCFW
- SCU ROM loads M4 and AP code (either could be a pre-loader/SPL, AP image loaded as data only)
- SCFW is run
- SCFW starts the M4
- M4 code creates a new partition for the AP
- M4 boots the AP via [sc_pm_boot\(\)](#)

In this case the M4 is the parent of the AP. If the resources are partitioned correctly, AP can reboot without affecting the M4. This can be done via watchdog or the M4 can do by calling [sc_pm_reboot_partition\(\)](#). The M4 can be rebooted via watchdog but it will also cause the AP to reboot. The M4 will recreate the AP partition and restart the AP when it is run again. Normally SC_R_SYSTEM would be assigned to the M4 and the AP would not have write permissions.

6.9.3 AP Boots M4

This is a common use-case when an M4 is used as a helper core. The boot sequence is as follows:

- SCU ROM loads SECO FW and SCFW
- SCU ROM loads AP code (could be a pre-loader/SPL)
- SCFW is run
- SCFW starts the AP
- AP code loads the M4 code
- AP code creates a new partition for the M4
- AP boots the M4 via [sc_pm_boot\(\)](#)

In this case the AP is the parent of the M4. If the resources are partitioned correctly, M4 can reboot without affecting the AP. This can be done via watchdog or the AP can do by calling [sc_pm_reboot_partition\(\)](#). The AP can be rebooted via watchdog but it will also cause the M4 to reboot. The AP will recreate the M4 partition and restart the M4 when it is run again. Normally SC_R_SYSTEM would be assigned to the AP and the M4 would not have write permissions.

Chapter 7

Debug Monitor

If the SCFW is compiled using the M=1 option (default is M=0) then it will include a debug monitor. The debug monitor allows command-line interaction via the SCU UART. Inclusion of the debug monitor affects SCFW timing and therefore should never be deployed in a product!

Note the terminal needs to be in a mode that sends CR or LF for a new line (not CR+LF).

The following commands are supported:

Command	Description
exit	exit the debug monitor
quit	exit the debug monitor
reset [mode]	request reset with mode (default = board)
reboot partition [type]	request partition reboot with type (default = cold)
md.b address [count]	display count bytes at address
md.w address [count]	display count words at address
md.l address [count]	display count long-words at address
mm.b address value	modify byte at address
mm.w address value	modify word at address
mm.l address value	modify long-word at address
ai.r ss sel addr	read analog interface (AI) register
ai.w ss sel addr data	write analog interface (AI) register
fuse.r word	read OTP fuse word
fuse.w word value	write value to OTP fuse word
dump rm	dump all the resource manager (RM) info
dump rm part [part]	dump all partition info for part (default = all)
dump rm rsrc [part]	dump all resource info for part (default = all)
dump rm mem [part]	dump all memory info for part (default = all)
dump rm pad [part]	dump all pad info for part (default = all)
power.r [resource]	read/get power mode of resource (default = all)
power.w resource mode	write/set power mode of resource to mode (off, stby, lp, on)
info	display SCFW/SoC info like unique ID, etc.
seco lifecycle change	send SECO lifecycle update command (change) to SECO

Command	Description
seco info	display SECO info like Lifecycle, SNVS state, etc.
seco debug	dump SECO debug log
seco events	dump SECO event log
seco commit	commit SRK and/or SECO FW version update
pmic.r id reg	read pmic register
pmic.w id reg val	write pmic register
pmic.l id	list pmic info (rail voltages, etc)

Resource and subsystem (ss) arguments are specified by name. All numeric arguments are decimal unless prefixed with 0x (for hex) or 0 (for octal).

Additional commands are available when the debug monitor is built from full source (available to NXP internal developers only). See the Debug Monitor section.

Chapter 8

Deprecated List

Global **IGPIO_ClearPinsOutput** (IGPIO_Type *base, uint32_t mask)

Do not use this function. It has been superceded by [IGPIO_PortClear](#).

Global **IGPIO_DisableInterrupts** (IGPIO_Type *base, uint32_t mask)

Do not use this function. It has been superceded by [IGPIO_PortDisableInterrupts](#).

Global **IGPIO_ReadPadStatus** (IGPIO_Type *base, uint32_t pin)

Do not use this function. It has been superceded by [IGPIO_PinReadPadStatus](#).

Global **IGPIO_ReadPinInput** (IGPIO_Type *base, uint32_t pin)

Do not use this function. It has been superceded by [IGPIO_PinRead](#).

Global **IGPIO_SetPinInterruptConfig** (IGPIO_Type *base, uint32_t pin, igpio_interrupt_mode_t pinInterruptMode)

Do not use this function. It has been superceded by [IGPIO_PinSetInterruptConfig](#).

Global **IGPIO_SetPinsOutput** (IGPIO_Type *base, uint32_t mask)

Do not use this function. It has been superceded by [IGPIO_PortSet](#).

Global **IGPIO_WritePinOutput** (IGPIO_Type *base, uint32_t pin, uint8_t output)

Do not use this function. It has been superceded by [IGPIO_PinWrite](#).

Global **sc_misc_seco_attest** (sc_ipc_t ipc, uint64_t nonce)

Use [sc_seco_attest\(\)](#) instead.

Global **sc_misc_seco_attest_mode** (sc_ipc_t ipc, uint32_t mode)

Use [sc_seco_attest_mode\(\)](#) instead.

Global **sc_misc_seco_attest_verify** (sc_ipc_t ipc, sc_faddr_t addr)

Use [sc_seco_attest_verify\(\)](#) instead.

Global **sc_misc_seco_authenticate** (sc_ipc_t ipc, sc_misc_seco_auth_cmd_t cmd, sc_faddr_t addr)

Use [sc_seco_authenticate\(\)](#) instead.

Global **sc_misc_seco_build_info** (sc_ipc_t ipc, uint32_t *version, uint32_t *commit)

Use [sc_seco_build_info\(\)](#) instead.

Global **sc_misc_seco_chip_info** (sc_ipc_t ipc, uint16_t *lc, uint16_t *monotonic, uint32_t *uid_l, uint32_t *uid_h)

Use [sc_seco_chip_info\(\)](#) instead.

Global **sc_misc_seco_commit** (sc_ipc_t ipc, uint32_t *info)

Use [sc_seco_commit\(\)](#) instead.

Global **sc_misc_seco_enable_debug** (sc_ipc_t ipc, sc_faddr_t addr)

Use [sc_seco_enable_debug\(\)](#) instead.

Global **sc_misc_seco_forward_lifecycle** (sc_ipc_t ipc, uint32_t change)

Use [sc_seco_forward_lifecycle\(\)](#) instead.

Global **sc_misc_seco_fuse_write** (sc_ipc_t ipc, sc_faddr_t addr)

Use [sc_seco_fuse_write\(\)](#) instead.

Global **sc_misc_seco_get_attest_pkey** (sc_ipc_t ipc, sc_faddr_t addr)

Use [sc_seco_get_attest_pkey\(\)](#) instead.

Global **sc_misc_seco_get_attest_sign** (sc_ipc_t ipc, sc_faddr_t addr)

Use [sc_seco_get_attest_sign\(\)](#) instead.

Global **sc_misc_seco_image_load** (sc_ipc_t ipc, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_↵
bool_t fw)

Use [sc_seco_image_load\(\)](#) instead.

Global **sc_misc_seco_return_lifecycle** (sc_ipc_t ipc, sc_faddr_t addr)

Use [sc_seco_return_lifecycle\(\)](#) instead.

Chapter 9

Module Index

9.1 Modules

Here is a list of all modules:

(DRV) General-Purpose Input/Output	41
GPIO Driver	43
FGPIO Driver	48
IGPIO: i.MX General-Purpose Input/Output Driver	53
(DRV) Low Power I2C Driver	54
LPI2C Master Driver	56
LPI2C Slave Driver	76
LPI2C Master DMA Driver	90
LPI2C Slave DMA Driver	91
LPI2C FreeRTOS Driver	92
LPI2C μ COS/II Driver	93
LPI2C μ COS/III Driver	94
(DRV) Low Power UART Driver	95
LPUART Driver	96
LPUART DMA Driver	115
LPUART eDMA Driver	116
LPUART μ COS/II Driver	117
LPUART μ COS/III Driver	118
LPUART FreeRTOS Driver	119
(DRV) Power Management IC Driver	120
(DRV) PF100 Power Management IC Driver	130
(DRV) PF8100 Power Management IC Driver	138
(DRV) Secure Non-Volatile Storage Driver	146
(DRV) 32-bit Watchdog Timer Driver	155
(SVC) Interrupt Service	165
(SVC) Security Service	170
(SVC) Pad Service	193
(SVC) Miscellaneous Service	217
(SVC) Timer Service	248
(SVC) Power Management Service	267
(SVC) Resource Management Service	307
(BRD) Board Interface	359
lgpio_driver	380

Chapter 10

Data Structure Index

10.1 Data Structures

Here are the data structures with brief descriptions:

gpio_pin_config_t	The GPIO pin configuration structure	391
igpio_pin_config_t	IGPIO Init structure definition	391
lpi2c_data_match_config_t	LPI2C master data match configuration structure	392
lpi2c_master_config_t	Structure with settings to initialize the LPI2C master module	392
lpi2c_master_handle_t	Driver handle for master non-blocking APIs	394
lpi2c_master_transfer_t	Non-blocking transfer descriptor structure	395
lpi2c_slave_config_t	Structure with settings to initialize the LPI2C slave module	396
lpi2c_slave_handle_t	LPI2C slave handle structure	397
lpi2c_slave_transfer_t	LPI2C slave transfer structure	398
lpuart_config_t	LPUART configure structure	398
lpuart_handle_t	LPUART handle structure	399
lpuart_transfer_t	LPUART transfer structure	399
pmic_version_t	Structure for ID and Revision of PMIC	400
wdog32_config_t	Describes WDOG32 configuration structure	400
wdog32_work_mode_t	Defines WDOG32 work mode	401

Chapter 11

File Index

11.1 File List

Here is a list of all documented files with brief descriptions:

platform/board/ pmic.h	
PMIC include for PMIC interface layer	403
platform/drivers/gpio/ fsl_gpio.h	404
platform/drivers/igpio/ fsl_igpio.h	406
platform/drivers/lpi2c/ fsl_lpi2c.h	408
platform/drivers/lpuart/ fsl_lpuart.h	413
platform/drivers/pmic/ fsl_pmic.h	415
platform/drivers/pmic/pf100/ fsl_pf100.h	416
platform/drivers/pmic/pf8100/ fsl_pf8100.h	418
platform/drivers/snvs/ fsl_snvs.h	420
platform/drivers/wdog32/ fsl_wdog32.h	422
platform/main/ board.h	
Header file containing the board API	424
platform/main/ ipc.h	
Header file for the IPC implementation	427
platform/main/ types.h	
Header file containing types used across multiple service APIs	429
platform/svc/irq/ api.h	
Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function	446
platform/svc/irq/ svc.h	
Header file containing the API for the System Controller (SC) Interrupt (IRQ) function	466
platform/svc/misc/ api.h	
Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function	453
platform/svc/misc/ svc.h	
Header file containing the API for the System Controller (SC) Miscellaneous (MISC) function	469
platform/svc/pad/ api.h	
Header file containing the public API for the System Controller (SC) Pad Control (PAD) function	450
platform/svc/pad/ svc.h	
Header file containing the API for the System Controller (SC) Pad Control (PAD) function	468
platform/svc/pm/ api.h	
Header file containing the public API for the System Controller (SC) Power Management (PM) function	458

platform/svc/pm/ svc.h	
Header file containing the API for the System Controller (SC) Power Management (PM) function	. . . 472
platform/svc/rm/ api.h	
Header file containing the public API for the System Controller (SC) Resource Management (RM) function	 463
platform/svc/rm/ svc.h	
Header file containing the API for the System Controller (SC) Resource Management (RM) function	. 474
platform/svc/seco/ api.h	
Header file containing the public API for the System Controller (SC) Security (SECO) function	 448
platform/svc/seco/ svc.h	
Header file containing the API for the System Controller (SC) Security (SECO) function	 467
platform/svc/timer/ api.h	
Header file containing the public API for the System Controller (SC) Timer function	 456
platform/svc/timer/ svc.h	
Header file containing the API for the System Controller (SC) Timer function	 471

Chapter 12

Module Documentation

12.1 (DRV) General-Purpose Input/Output

Module for the GPIO and FGPIO drivers.

Modules

- [GPIO Driver](#)
- [FGPIO Driver](#)

Files

- file [fsl_gpio.h](#)

Data Structures

- struct [gpio_pin_config_t](#)
The GPIO pin configuration structure.

Enumerations

- enum [gpio_pin_direction_t](#) { [kGPIO_DigitalInput](#) = 0U, [kGPIO_DigitalOutput](#) = 1U }
GPIO direction definition.

Driver version

- `#define FSL\_GPIO\_DRIVER\_VERSION (MAKE_VERSION(2, 1, 0))`
GPIO driver version 2.1.0.

12.1.1 Detailed Description

Module for the GPIO and FPGIO drivers.

12.1.2 Enumeration Type Documentation

12.1.2.1 gpio_pin_direction_t

enum `gpio_pin_direction_t`

GPIO direction definition.

Enumerator

kGPIO_DigitalInput	Set current pin as digital input.
kGPIO_DigitalOutput	Set current pin as digital output.

12.2 GPIO Driver

GPIO Configuration

- void `GPIO_PinInit` (GPIO_Type *base, uint32_t pin, const gpio_pin_config_t *config)
Initializes a GPIO pin used by the board.

GPIO Output Operations

- static void `GPIO_WritePinOutput` (GPIO_Type *base, uint32_t pin, uint8_t output)
Sets the output level of the multiple GPIO pins to the logic 1 or 0.
- static void `GPIO_SetPinsOutput` (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 1.
- static void `GPIO_ClearPinsOutput` (GPIO_Type *base, uint32_t mask)
Sets the output level of the multiple GPIO pins to the logic 0.
- static void `GPIO_TogglePinsOutput` (GPIO_Type *base, uint32_t mask)
Reverses current output logic of the multiple GPIO pins.

GPIO Input Operations

- static uint32_t `GPIO_ReadPinInput` (GPIO_Type *base, uint32_t pin)
Reads the current input value of the whole GPIO port.

GPIO Interrupt

- uint32_t `GPIO_GetPinsInterruptFlags` (GPIO_Type *base)
Reads whole GPIO port interrupt status flag.
- void `GPIO_ClearPinsInterruptFlags` (GPIO_Type *base, uint32_t mask)
Clears multiple GPIO pin interrupt status flag.

12.2.1 Detailed Description

The KSDK provides a peripheral driver for the General-Purpose Input/Output (GPIO) module of Kinetis devices.

12.2.2 Typical use case

12.2.2.1 Output Operation

```
/* Output pin configuration */
gpio_pin_config_t led_config =
{
    kGpioDigitalOutput,
    1,
};
/* Sets the configuration */
GPIO_PinInit(GPIO_LED, LED_PINNUM, &led_config);
```

12.2.2.2 Input Operation

```
/* Input pin configuration */
PORT_SetPinInterruptConfig(BOARD_SW2_PORT, BOARD_SW2_GPIO_PIN, kPORT_InterruptFallingEdge);
NVIC_EnableIRQ(BOARD_SW2_IRQ);
gpio_pin_config_t sw1_config =
{
    kGpioDigitalInput,
    0,
};
/* Sets the input pin configuration */
GPIO_PinInit(GPIO_SW1, SW1_PINNUM, &sw1_config);
```

12.2.3 Function Documentation

12.2.3.1 GPIO_PinInit()

```
void GPIO_PinInit (
    GPIO_Type * base,
    uint32_t pin,
    const gpio_pin_config_t * config )
```

Initializes a GPIO pin used by the board.

To initialize the GPIO, define a pin configuration, either input or output, in the user file. Then, call the [GPIO_PinInit\(\)](#) function.

This is an example to define an input pin or output pin configuration:

```
// Define a digital input pin configuration,
gpio_pin_config_t config =
{
    kGPIO_DigitalInput,
    0,
}
//Define a digital output pin configuration,
gpio_pin_config_t config =
{
    kGPIO_DigitalOutput,
    0,
}
```

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO port pin number
<i>config</i>	GPIO pin configuration pointer

12.2.3.2 GPIO_WritePinOutput()

```
static void GPIO_WritePinOutput (
    GPIO_Type * base,
    uint32_t pin,
    uint8_t output ) [inline], [static]
```

Sets the output level of the multiple GPIO pins to the logic 1 or 0.

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO pin number
<i>output</i>	GPIO pin output logic level. • 0: corresponding pin output low-logic level. • 1: corresponding pin output high-logic level.

12.2.3.3 GPIO_SetPinsOutput()

```
static void GPIO_SetPinsOutput (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple GPIO pins to the logic 1.

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

12.2.3.4 GPIO_ClearPinsOutput()

```
static void GPIO_ClearPinsOutput (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple GPIO pins to the logic 0.

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

12.2.3.5 GPIO_TogglePinsOutput()

```
static void GPIO_TogglePinsOutput (
    GPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Reverses current output logic of the multiple GPIO pins.

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

12.2.3.6 GPIO_ReadPinInput()

```
static uint32_t GPIO_ReadPinInput (
    GPIO_Type * base,
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the whole GPIO port.

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	GPIO pin number

Return values

<i>GPIO</i>	port input value • 0: corresponding pin input low-logic level. • 1: corresponding pin input high-logic level.
-------------	--

12.2.3.7 GPIO_GetPinsInterruptFlags()

```
uint32_t GPIO_GetPinsInterruptFlags (
    GPIO_Type * base )
```

Reads whole GPIO port interrupt status flag.

If a pin is configured to generate the DMA request, the corresponding flag is cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted, the flag is set again immediately.

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
-------------	---

Return values

<i>Current</i>	GPIO port interrupt status flag, for example, 0x00010001 means the pin 0 and 17 have the interrupt.
----------------	---

12.2.3.8 GPIO_ClearPinsInterruptFlags()

```
void GPIO_ClearPinsInterruptFlags (
    GPIO_Type * base,
    uint32_t mask )
```

Clears multiple GPIO pin interrupt status flag.

Parameters

<i>base</i>	GPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	GPIO pin number macro

12.3 FGPI0 Driver

FGPI0 Configuration

- void `FGPI0_PinInit` (FGPI0_Type *base, uint32_t pin, const gpio_pin_config_t *config)
Initializes a FGPI0 pin used by the board.

FGPI0 Output Operations

- static void `FGPI0_WritePinOutput` (FGPI0_Type *base, uint32_t pin, uint8_t output)
Sets the output level of the multiple FGPI0 pins to the logic 1 or 0.
- static void `FGPI0_SetPinsOutput` (FGPI0_Type *base, uint32_t mask)
Sets the output level of the multiple FGPI0 pins to the logic 1.
- static void `FGPI0_ClearPinsOutput` (FGPI0_Type *base, uint32_t mask)
Sets the output level of the multiple FGPI0 pins to the logic 0.
- static void `FGPI0_TogglePinsOutput` (FGPI0_Type *base, uint32_t mask)
Reverses current output logic of the multiple FGPI0 pins.

FGPI0 Input Operations

- static uint32_t `FGPI0_ReadPinInput` (FGPI0_Type *base, uint32_t pin)
Reads the current input value of the whole FGPI0 port.

FGPI0 Interrupt

- uint32_t `FGPI0_GetPinsInterruptFlags` (FGPI0_Type *base)
Reads the whole FGPI0 port interrupt status flag.
- void `FGPI0_ClearPinsInterruptFlags` (FGPI0_Type *base, uint32_t mask)
Clears the multiple FGPI0 pin interrupt status flag.

12.3.1 Detailed Description

This section describes the programming interface of the FGPI0 driver. The FGPI0 driver configures the FGPI0 module and provides a functional interface to build the GPIO application.

Note

FGPI0 (Fast GPIO) is only available in a few MCUs. FGPI0 and GPIO share the same peripheral but use different registers. FGPI0 is closer to the core than the regular GPIO and it's faster to read and write.

12.3.2 Typical use case

12.3.2.1 Output Operation

```
/* Output pin configuration */
gpio_pin_config_t led_config =
{
    kGpioDigitalOutput,
    1,
};
/* Sets the configuration */
FGPIO_PinInit(FGPIO_LED, LED_PINNUM, &led_config);
```

12.3.2.2 Input Operation

```
/* Input pin configuration */
PORT_SetPinInterruptConfig(BOARD_SW2_PORT, BOARD_SW2_FGPIO_PIN, kPORT_InterruptFallingEdge);
NVIC_EnableIRQ(BOARD_SW2_IRQ);
gpio_pin_config_t swl_config =
{
    kGpioDigitalInput,
    0,
};
/* Sets the input pin configuration */
FGPIO_PinInit(FGPIO_SW1, SW1_PINNUM, &swl_config);
```

12.3.3 Function Documentation

12.3.3.1 FGPIO_PinInit()

```
void FGPIO_PinInit (
    FGPIO_Type * base,
    uint32_t pin,
    const gpio_pin_config_t * config )
```

Initializes a FGPIO pin used by the board.

To initialize the FGPIO driver, define a pin configuration, either input or output, in the user file. Then, call the [FGPIO_PinInit\(\)](#) function.

This is an example to define an input pin or output pin configuration:

```
// Define a digital input pin configuration,
gpio_pin_config_t config =
{
    kGPIO_DigitalInput,
    0,
};
//Define a digital output pin configuration,
gpio_pin_config_t config =
{
    kGPIO_DigitalOutput,
    0,
};
```

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	FGPIO port pin number
<i>config</i>	FGPIO pin configuration pointer

Examples

[board.c](#).

12.3.3.2 FGPIO_WritePinOutput()

```
static void FGPIO_WritePinOutput (
    FGPIO_Type * base,
    uint32_t pin,
    uint8_t output ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 1 or 0.

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	FGPIO pin number
<i>output</i>	FGPIOpin output logic level. • 0: corresponding pin output low-logic level. • 1: corresponding pin output high-logic level.

Examples

[board.c](#).

12.3.3.3 FGPIO_SetPinsOutput()

```
static void FGPIO_SetPinsOutput (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 1.

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	FGPIO pin number macro

12.3.3.4 FGPIO_ClearPinsOutput()

```
static void FGPIO_ClearPinsOutput (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple FGPIO pins to the logic 0.

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	FGPIO pin number macro

12.3.3.5 FGPIO_TogglePinsOutput()

```
static void FGPIO_TogglePinsOutput (
    FGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Reverses current output logic of the multiple FGPIO pins.

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	FGPIO pin number macro

12.3.3.6 FGPIO_ReadPinInput()

```
static uint32_t FGPIO_ReadPinInput (
    FGPIO_Type * base,
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the whole FGPIO port.

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>pin</i>	FGPIO pin number

Return values

<i>FGPIO</i>	port input value • 0: corresponding pin input low-logic level. • 1: corresponding pin input high-logic level.
--------------	--

12.3.3.7 FGPIO_GetPinsInterruptFlags()

```
uint32_t FGPIO_GetPinsInterruptFlags (
    FGPIO_Type * base )
```

Reads the whole FGPIO port interrupt status flag.

If a pin is configured to generate the DMA request, the corresponding flag is cleared automatically at the completion of the requested DMA transfer. Otherwise, the flag remains set until a logic one is written to that flag. If configured for a level sensitive interrupt that remains asserted, the flag is set again immediately.

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
-------------	--

Return values

<i>Current</i>	FGPIO port interrupt status flags, for example, 0x00010001 means the pin 0 and 17 have the interrupt.
----------------	---

12.3.3.8 FGPIO_ClearPinsInterruptFlags()

```
void FGPIO_ClearPinsInterruptFlags (
    FGPIO_Type * base,
    uint32_t mask )
```

Clears the multiple FGPIO pin interrupt status flag.

Parameters

<i>base</i>	FGPIO peripheral base pointer(GPIOA, GPIOB, GPIOC, and so on.)
<i>mask</i>	FGPIO pin number macro

12.4 IGPIO: i.MX General-Purpose Input/Output Driver

12.5 (DRV) Low Power I2C Driver

Module for the LPI2C driver.

Modules

- [LPI2C Master Driver](#)
- [LPI2C Slave Driver](#)
- [LPI2C Master DMA Driver](#)
- [LPI2C Slave DMA Driver](#)
- [LPI2C FreeRTOS Driver](#)
- [LPI2C \$\mu\$ COS/II Driver](#)
- [LPI2C \$\mu\$ COS/III Driver](#)

Files

- file [fsl_lpi2c.h](#)

Enumerations

- enum [_lpi2c_status](#) {
 [kStatus_LPI2C_Busy](#) = MAKE_STATUS(kStatusGroup_LPI2C, 0), [kStatus_LPI2C_Idle](#) = MAKE_STATUS(kStatusGroup_LPI2C, 1), [kStatus_LPI2C_Nak](#) = MAKE_STATUS(kStatusGroup_LPI2C, 2), [kStatus_LPI2C_FifoError](#) = MAKE_STATUS(kStatusGroup_LPI2C, 3),
 [kStatus_LPI2C_BitError](#) = MAKE_STATUS(kStatusGroup_LPI2C, 4), [kStatus_LPI2C_ArbitrationLost](#) = MAKE_STATUS(kStatusGroup_LPI2C, 5), [kStatus_LPI2C_PinLowTimeout](#), [kStatus_LPI2C_NoTransferInProgress](#),
 [kStatus_LPI2C_DmaRequestFail](#) = MAKE_STATUS(kStatusGroup_LPI2C, 7) }

LPI2C status return codes.

Driver version

- [#define FSL_LPI2C_DRIVER_VERSION](#) (MAKE_VERSION(2, 1, 0))

LPI2C driver version 2.1.0.

12.5.1 Detailed Description

Module for the LPI2C driver.

12.5.2 Enumeration Type Documentation

12.5.2.1 [_lpi2c_status](#)

enum [_lpi2c_status](#)

LPI2C status return codes.

Enumerator

kStatus_LPI2C_Busy	The master is already performing a transfer.
kStatus_LPI2C_Idle	The slave driver is idle.
kStatus_LPI2C_Nak	The slave device sent a NAK in response to a byte.
kStatus_LPI2C_FifoError	FIFO under run or overrun.
kStatus_LPI2C_BitError	Transferred bit was not seen on the bus.
kStatus_LPI2C_ArbitrationLost	Arbitration lost error.
kStatus_LPI2C_PinLowTimeout	SCL or SDA were held low longer than the timeout.
kStatus_LPI2C_NoTransferInProgress	Attempt to abort a transfer when one is not in progress.
kStatus_LPI2C_DmaRequestFail	DMA request failed.

12.6 LPI2C Master Driver

Data Structures

- struct [lpi2c_master_config_t](#)
Structure with settings to initialize the LPI2C master module.
- struct [lpi2c_data_match_config_t](#)
LPI2C master data match configuration structure.
- struct [lpi2c_master_transfer_t](#)
Non-blocking transfer descriptor structure.
- struct [lpi2c_master_handle_t](#)
Driver handle for master non-blocking APIs.

Typedefs

- typedef void(* [lpi2c_master_transfer_callback_t](#)) (LPI2C_Type *base, lpi2c_master_handle_t *handle, status_t completionStatus, void *userData)
Master completion callback function pointer type.

Enumerations

- enum [_lpi2c_master_flags](#) {
[kLPI2C_MasterTxReadyFlag](#) = LPI2C_MSR_TDF_MASK, [kLPI2C_MasterRxReadyFlag](#) = LPI2C_MSR_RDF_↵
_MASK, [kLPI2C_MasterEndOfPacketFlag](#) = LPI2C_MSR_EPF_MASK, [kLPI2C_MasterStopDetectFlag](#) = LPI2C_↵
C_MSR_SDF_MASK,
[kLPI2C_MasterNackDetectFlag](#) = LPI2C_MSR_NDF_MASK, [kLPI2C_MasterArbitrationLostFlag](#) = LPI2C_M_↵
SR_ALF_MASK, [kLPI2C_MasterFifoErrFlag](#) = LPI2C_MSR_FEF_MASK, [kLPI2C_MasterPinLowTimeoutFlag](#) =
LPI2C_MSR_PLTF_MASK,
[kLPI2C_MasterDataMatchFlag](#) = LPI2C_MSR_DMF_MASK, [kLPI2C_MasterBusyFlag](#) = LPI2C_MSR_MBF_M_↵
ASK, [kLPI2C_MasterBusBusyFlag](#) = LPI2C_MSR_BBF_MASK }
LPI2C master peripheral flags.
- enum [lpi2c_direction_t](#) { [kLPI2C_Write](#) = 0U, [kLPI2C_Read](#) = 1U }
Direction of master and slave transfers.
- enum [lpi2c_master_pin_config_t](#) {
[kLPI2C_2PinOpenDrain](#) = 0x0U, [kLPI2C_2PinOutputOnly](#) = 0x1U, [kLPI2C_2PinPushPull](#) = 0x2U, [kLPI2C_4PinPushPull](#)
= 0x3U,
[kLPI2C_2PinOpenDrainWithSeparateSlave](#), [kLPI2C_2PinOutputOnlyWithSeparateSlave](#), [kLPI2C_2PinPushPullWithSeparateSlave](#),
[kLPI2C_4PinPushPullWithInvertedOutput](#) = 0x7U }
LPI2C pin configuration.
- enum [lpi2c_host_request_source_t](#) { [kLPI2C_HostRequestExternalPin](#) = 0x0U, [kLPI2C_HostRequestInputTrigger](#)
= 0x1U }
LPI2C master host request selection.
- enum [lpi2c_host_request_polarity_t](#) { [kLPI2C_HostRequestPinActiveLow](#) = 0x0U, [kLPI2C_HostRequestPinActiveHigh](#)
= 0x1U }
LPI2C master host request pin polarity configuration.

- enum `lpi2c_data_match_config_mode_t` {
`kLPI2C_MatchDisabled` = 0x0U, `kLPI2C_1stWordEqualsM0OrM1` = 0x2U, `kLPI2C_AnyWordEqualsM0OrM1` = 0x3U, `kLPI2C_1stWordEqualsM0And2ndWordEqualsM1`,
`kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1`, `kLPI2C_1stWordAndM1EqualsM0AndM1`, `kLPI2C_AnyWordAndM1EqualsM0AndM1`
 }
LPI2C master data match configuration modes.
- enum `_lpi2c_master_transfer_flags` { `kLPI2C_TransferDefaultFlag` = 0x00U, `kLPI2C_TransferNoStartFlag` = 0x01U, `kLPI2C_TransferRepeatedStartFlag` = 0x02U, `kLPI2C_TransferNoStopFlag` = 0x04U }
Transfer option flags.

Initialization and deinitialization

- void `LPI2C_MasterGetDefaultConfig` (`lpi2c_master_config_t` *masterConfig)
Provides a default configuration for the LPI2C master peripheral.
- void `LPI2C_MasterInit` (`LPI2C_Type` *base, const `lpi2c_master_config_t` *masterConfig, `uint32_t` sourceClockFreqHz)
Initializes the LPI2C master peripheral.
- void `LPI2C_MasterDeinit` (`LPI2C_Type` *base)
Deinitializes the LPI2C master peripheral.
- void `LPI2C_MasterConfigureDataMatch` (`LPI2C_Type` *base, const `lpi2c_data_match_config_t` *config)
Configures LPI2C master data match feature.
- static void `LPI2C_MasterReset` (`LPI2C_Type` *base)
Performs a software reset.
- static void `LPI2C_MasterEnable` (`LPI2C_Type` *base, bool enable)
Enables or disables the LPI2C module as master.

Status

- static `uint32_t` `LPI2C_MasterGetStatusFlags` (`LPI2C_Type` *base)
Gets the LPI2C master status flags.
- static void `LPI2C_MasterClearStatusFlags` (`LPI2C_Type` *base, `uint32_t` statusMask)
Clears the LPI2C master status flag state.

Interrupts

- static void `LPI2C_MasterEnableInterrupts` (`LPI2C_Type` *base, `uint32_t` interruptMask)
Enables the LPI2C master interrupt requests.
- static void `LPI2C_MasterDisableInterrupts` (`LPI2C_Type` *base, `uint32_t` interruptMask)
Disables the LPI2C master interrupt requests.
- static `uint32_t` `LPI2C_MasterGetEnabledInterrupts` (`LPI2C_Type` *base)
Returns the set of currently enabled LPI2C master interrupt requests.

DMA control

- static void [LPI2C_MasterEnableDMA](#) (LPI2C_Type *base, bool enableTx, bool enableRx)
Enables or disables LPI2C master DMA requests.
- static [uint32_t LPI2C_MasterGetTxFifoAddress](#) (LPI2C_Type *base)
Gets LPI2C master transmit data register address for DMA transfer.
- static [uint32_t LPI2C_MasterGetRxFifoAddress](#) (LPI2C_Type *base)
Gets LPI2C master receive data register address for DMA transfer.

FIFO control

- static void [LPI2C_MasterSetWatermarks](#) (LPI2C_Type *base, size_t txWords, size_t rxWords)
Sets the watermarks for LPI2C master FIFOs.
- static void [LPI2C_MasterGetFifoCounts](#) (LPI2C_Type *base, size_t *rxCount, size_t *txCount)
Gets the current number of words in the LPI2C master FIFOs.

Bus operations

- void [LPI2C_MasterSetBaudRate](#) (LPI2C_Type *base, [uint32_t](#) sourceClock_Hz, [uint32_t](#) baudRate_Hz)
Sets the I2C bus frequency for master transactions.
- static bool [LPI2C_MasterGetBusIdleState](#) (LPI2C_Type *base)
Returns whether the bus is idle.
- status_t [LPI2C_MasterStart](#) (LPI2C_Type *base, [uint8_t](#) address, [lpi2c_direction_t](#) dir)
Sends a START signal and slave address on the I2C bus.
- static status_t [LPI2C_MasterRepeatedStart](#) (LPI2C_Type *base, [uint8_t](#) address, [lpi2c_direction_t](#) dir)
Sends a repeated START signal and slave address on the I2C bus.
- status_t [LPI2C_MasterSend](#) (LPI2C_Type *base, const void *txBuff, size_t txSize)
Performs a polling send transfer on the I2C bus.
- status_t [LPI2C_MasterReceive](#) (LPI2C_Type *base, void *rxBuff, size_t rxSize)
Performs a polling receive transfer on the I2C bus.
- status_t [LPI2C_MasterStop](#) (LPI2C_Type *base)
Sends a STOP signal on the I2C bus.

Non-blocking

- void [LPI2C_MasterTransferCreateHandle](#) (LPI2C_Type *base, [lpi2c_master_handle_t](#) *handle, [lpi2c_master_transfer_callback_t](#) callback, void *userData)
Creates a new handle for the LPI2C master non-blocking APIs.
- status_t [LPI2C_MasterTransferNonBlocking](#) (LPI2C_Type *base, [lpi2c_master_handle_t](#) *handle, [lpi2c_master_transfer_t](#) *transfer)
Performs a non-blocking transaction on the I2C bus.
- status_t [LPI2C_MasterTransferGetCount](#) (LPI2C_Type *base, [lpi2c_master_handle_t](#) *handle, size_t *count)
Returns number of bytes transferred so far.
- void [LPI2C_MasterTransferAbort](#) (LPI2C_Type *base, [lpi2c_master_handle_t](#) *handle)
Terminates a non-blocking LPI2C master transmission early.

IRQ handler

- void [LPI2C_MasterTransferHandleIRQ](#) (LPI2C_Type *base, lpi2c_master_handle_t *handle)

Reusable routine to handle master interrupts.

12.6.1 Detailed Description

12.6.2 Typedef Documentation

12.6.2.1 lpi2c_master_transfer_callback_t

```
typedef void(* lpi2c_master_transfer_callback_t) (LPI2C_Type *base, lpi2c_master_handle_t *handle,
status_t completionStatus, void *userData)
```

Master completion callback function pointer type.

This callback is used only for the non-blocking master transfer API. Specify the callback you wish to use in the call to [LPI2C_MasterTransferCreateHandle\(\)](#).

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>completionStatus</i>	Either #kStatus_Success or an error code describing how the transfer completed.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

12.6.3 Enumeration Type Documentation

12.6.3.1 _lpi2c_master_flags

```
enum _lpi2c_master_flags
```

LPI2C master peripheral flags.

The following status register flags can be cleared:

- [kLPI2C_MasterEndOfPacketFlag](#)
- [kLPI2C_MasterStopDetectFlag](#)
- [kLPI2C_MasterNackDetectFlag](#)
- [kLPI2C_MasterArbitrationLostFlag](#)
- [kLPI2C_MasterFifoErrFlag](#)

- [kLPI2C_MasterPinLowTimeoutFlag](#)
- [kLPI2C_MasterDataMatchFlag](#)

All flags except [kLPI2C_MasterBusyFlag](#) and [kLPI2C_MasterBusBusyFlag](#) can be enabled as interrupts.

Note

These enums are meant to be OR'd together to form a bit mask.

Enumerator

kLPI2C_MasterTxReadyFlag	Transmit data flag.
kLPI2C_MasterRxReadyFlag	Receive data flag.
kLPI2C_MasterEndOfPacketFlag	End Packet flag.
kLPI2C_MasterStopDetectFlag	Stop detect flag.
kLPI2C_MasterNackDetectFlag	NACK detect flag.
kLPI2C_MasterArbitrationLostFlag	Arbitration lost flag.
kLPI2C_MasterFifoErrFlag	FIFO error flag.
kLPI2C_MasterPinLowTimeoutFlag	Pin low timeout flag.
kLPI2C_MasterDataMatchFlag	Data match flag.
kLPI2C_MasterBusyFlag	Master busy flag.
kLPI2C_MasterBusBusyFlag	Bus busy flag.

12.6.3.2 lpi2c_direction_t

```
enum lpi2c_direction_t
```

Direction of master and slave transfers.

Enumerator

kLPI2C_Write	Master transmit.
kLPI2C_Read	Master receive.

12.6.3.3 lpi2c_master_pin_config_t

```
enum lpi2c_master_pin_config_t
```

LPI2C pin configuration.

Enumerator

kLPI2C_2PinOpenDrain	LPI2C Configured for 2-pin open drain mode.
kLPI2C_2PinOutputOnly	LPI2C Configured for 2-pin output only mode (ultra-fast mode)
kLPI2C_2PinPushPull	LPI2C Configured for 2-pin push-pull mode.
kLPI2C_4PinPushPull	LPI2C Configured for 4-pin push-pull mode.
kLPI2C_2PinOpenDrainWithSeparateSlave	LPI2C Configured for 2-pin open drain mode with separate LPI2C slave.
kLPI2C_2PinOutputOnlyWithSeparateSlave	LPI2C Configured for 2-pin output only mode(ultra-fast mode) with separate LPI2C slave.
kLPI2C_2PinPushPullWithSeparateSlave	LPI2C Configured for 2-pin push-pull mode with separate LPI2C slave.
kLPI2C_4PinPushPullWithInvertedOutput	LPI2C Configured for 4-pin push-pull mode(inverted outputs)

12.6.3.4 lpi2c_host_request_source_t

```
enum lpi2c_host_request_source_t
```

LPI2C master host request selection.

Enumerator

kLPI2C_HostRequestExternalPin	Select the LPI2C_HREQ pin as the host request input.
kLPI2C_HostRequestInputTrigger	Select the input trigger as the host request input.

12.6.3.5 lpi2c_host_request_polarity_t

```
enum lpi2c_host_request_polarity_t
```

LPI2C master host request pin polarity configuration.

Enumerator

kLPI2C_HostRequestPinActiveLow	Configure the LPI2C_HREQ pin active low.
kLPI2C_HostRequestPinActiveHigh	Configure the LPI2C_HREQ pin active high.

12.6.3.6 lpi2c_data_match_config_mode_t

```
enum lpi2c_data_match_config_mode_t
```

LPI2C master data match configuration modes.

Enumerator

kLPI2C_MatchDisabled	LPI2C Match Disabled.
kLPI2C_1stWordEqualsM0OrM1	LPI2C Match Enabled and 1st data word equals MATCH0 OR MATCH1.
kLPI2C_AnyWordEqualsM0OrM1	LPI2C Match Enabled and any data word equals MATCH0 OR MATCH1.
kLPI2C_1stWordEqualsM0And2ndWordEqualsM1	LPI2C Match Enabled and 1st data word equals MATCH0, 2nd data equals MATCH1.
kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1	LPI2C Match Enabled and any data word equals MATCH0, next data equals MATCH1.
kLPI2C_1stWordAndM1EqualsM0AndM1	LPI2C Match Enabled and 1st data word and MATCH0 equals MATCH0 and MATCH1.
kLPI2C_AnyWordAndM1EqualsM0AndM1	LPI2C Match Enabled and any data word and MATCH0 equals MATCH0 and MATCH1.

12.6.3.7 _lpi2c_master_transfer_flags

```
enum _lpi2c_master_transfer_flags
```

Transfer option flags.

Note

These enumerations are intended to be OR'd together to form a bit mask of options for the `_lpi2c_master_transfer::flags` field.

Enumerator

kLPI2C_TransferDefaultFlag	Transfer starts with a start signal, stops with a stop signal.
kLPI2C_TransferNoStartFlag	Don't send a start condition, address, and sub address.
kLPI2C_TransferRepeatedStartFlag	Send a repeated start condition.
kLPI2C_TransferNoStopFlag	Don't send a stop condition.

12.6.4 Function Documentation

12.6.4.1 LPI2C_MasterGetDefaultConfig()

```
void LPI2C_MasterGetDefaultConfig (
    lpi2c_master_config_t * masterConfig )
```

Provides a default configuration for the LPI2C master peripheral.

This function provides the following default configuration for the LPI2C master peripheral:

```
masterConfig->enableMaster      = true;
masterConfig->debugEnable       = false;
masterConfig->ignoreAck         = false;
masterConfig->pinConfig         = kLPI2C_2PinOpenDrain;
masterConfig->baudRate_Hz       = 100000U;
masterConfig->busIdleTimeout_ns = 0;
masterConfig->pinLowTimeout_ns  = 0;
masterConfig->sdaGlitchFilterWidth_ns = 0;
masterConfig->sclGlitchFilterWidth_ns = 0;
masterConfig->hostRequest.enable = false;
masterConfig->hostRequest.source  = kLPI2C_HostRequestExternalPin;
masterConfig->hostRequest.polarity = kLPI2C_HostRequestPinActiveHigh;
```

After calling this function, you can override any settings in order to customize the configuration, prior to initializing the master driver with [LPI2C_MasterInit\(\)](#).

Parameters

out	<i>masterConfig</i>	User provided configuration structure for default values. Refer to lpi2c_master_config_t .
-----	---------------------	--

Examples

[board.c](#).

12.6.4.2 LPI2C_MasterInit()

```
void LPI2C_MasterInit (
    LPI2C_Type * base,
    const lpi2c_master_config_t * masterConfig,
    uint32_t sourceClock_Hz )
```

Initializes the LPI2C master peripheral.

This function enables the peripheral clock and initializes the LPI2C master peripheral as described by the user provided configuration. A software reset is performed prior to configuration.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>masterConfig</i>	User provided peripheral configuration. Use LPI2C_MasterGetDefaultConfig() to get a set of defaults that you can override.
<i>sourceClock_Hz</i>	Frequency in Hertz of the LPI2C functional clock. Used to calculate the baud rate divisors, filter widths, and timeout periods.

Examples

[board.c](#).

12.6.4.3 LPI2C_MasterDeinit()

```
void LPI2C_MasterDeinit (
    LPI2C_Type * base )
```

Deinitializes the LPI2C master peripheral.

This function disables the LPI2C master peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

12.6.4.4 LPI2C_MasterConfigureDataMatch()

```
void LPI2C_MasterConfigureDataMatch (
    LPI2C_Type * base,
    const lpi2c_data_match_config_t * config )
```

Configures LPI2C master data match feature.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>config</i>	Settings for the data match feature.

12.6.4.5 LPI2C_MasterReset()

```
static void LPI2C_MasterReset (
    LPI2C_Type * base ) [inline], [static]
```

Performs a software reset.

Restores the LPI2C master peripheral to reset conditions.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

12.6.4.6 LPI2C_MasterEnable()

```
static void LPI2C_MasterEnable (
```

```
LPI2C_Type * base,  
bool enable ) [inline], [static]
```

Enables or disables the LPI2C module as master.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified LPI2C as master.

12.6.4.7 LPI2C_MasterGetStatusFlags()

```
static uint32_t LPI2C_MasterGetStatusFlags (  
    LPI2C_Type * base ) [inline], [static]
```

Gets the LPI2C master status flags.

A bit mask with the state of all LPI2C master status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

See also

[_lpi2c_master_flags](#)

12.6.4.8 LPI2C_MasterClearStatusFlags()

```
static void LPI2C_MasterClearStatusFlags (  
    LPI2C_Type * base,  
    uint32_t statusMask ) [inline], [static]
```

Clears the LPI2C master status flag state.

The following status register flags can be cleared:

- [kLPI2C_MasterEndOfPacketFlag](#)

- [kLPI2C_MasterStopDetectFlag](#)
- [kLPI2C_MasterNackDetectFlag](#)
- [kLPI2C_MasterArbitrationLostFlag](#)
- [kLPI2C_MasterFifoErrFlag](#)
- [kLPI2C_MasterPinLowTimeoutFlag](#)
- [kLPI2C_MasterDataMatchFlag](#)

Attempts to clear other flags has no effect.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of _lpi2c_master_flags enumerators OR'd together. You may pass the result of a previous call to LPI2C_MasterGetStatusFlags() .

See also

[_lpi2c_master_flags](#).

12.6.4.9 LPI2C_MasterEnableInterrupts()

```
static void LPI2C_MasterEnableInterrupts (
    LPI2C_Type * base,
    uint32_t interruptMask ) [inline], [static]
```

Enables the LPI2C master interrupt requests.

All flags except [kLPI2C_MasterBusyFlag](#) and [kLPI2C_MasterBusBusyFlag](#) can be enabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See _lpi2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

12.6.4.10 LPI2C_MasterDisableInterrupts()

```
static void LPI2C_MasterDisableInterrupts (
    LPI2C_Type * base,
    uint32_t interruptMask ) [inline], [static]
```

Disables the LPI2C master interrupt requests.

All flags except [kLPI2C_MasterBusyFlag](#) and [kLPI2C_MasterBusBusyFlag](#) can be enabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See _lpi2c_master_flags for the set of constants that should be OR'd together to form the bit mask.

12.6.4.11 LPI2C_MasterGetEnabledInterrupts()

```
static uint32_t LPI2C_MasterGetEnabledInterrupts (
    LPI2C_Type * base ) [inline], [static]
```

Returns the set of currently enabled LPI2C master interrupt requests.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

A bitmask composed of [_lpi2c_master_flags](#) enumerators OR'd together to indicate the set of enabled interrupts.

12.6.4.12 LPI2C_MasterEnableDMA()

```
static void LPI2C_MasterEnableDMA (
    LPI2C_Type * base,
    bool enableTx,
    bool enableRx ) [inline], [static]
```

Enables or disables LPI2C master DMA requests.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enableTx</i>	Enable flag for transmit DMA request. Pass true for enable, false for disable.
<i>enableRx</i>	Enable flag for receive DMA request. Pass true for enable, false for disable.

12.6.4.13 LPI2C_MasterGetTxFifoAddress()

```
static uint32_t LPI2C_MasterGetTxFifoAddress (
    LPI2C_Type * base ) [inline], [static]
```

Gets LPI2C master transmit data register address for DMA transfer.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

The LPI2C Master Transmit Data Register address.

12.6.4.14 LPI2C_MasterGetRxFifoAddress()

```
static uint32_t LPI2C_MasterGetRxFifoAddress (
    LPI2C_Type * base ) [inline], [static]
```

Gets LPI2C master receive data register address for DMA transfer.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

The LPI2C Master Receive Data Register address.

12.6.4.15 LPI2C_MasterSetWatermarks()

```
static void LPI2C_MasterSetWatermarks (
    LPI2C_Type * base,
    size_t txWords,
    size_t rxWords ) [inline], [static]
```

Sets the watermarks for LPI2C master FIFOs.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Parameters

<i>txWords</i>	Transmit FIFO watermark value in words. The kLPI2C_MasterTxReadyFlag flag is set whenever the number of words in the transmit FIFO is equal or less than <i>txWords</i> . Writing a value equal or greater than the FIFO size is truncated.
<i>rxWords</i>	Receive FIFO watermark value in words. The kLPI2C_MasterRxReadyFlag flag is set whenever the number of words in the receive FIFO is greater than <i>rxWords</i> . Writing a value equal or greater than the FIFO size is truncated.

12.6.4.16 LPI2C_MasterGetFifoCounts()

```
static void LPI2C_MasterGetFifoCounts (
    LPI2C_Type * base,
    size_t * rxCount,
    size_t * txCount ) [inline], [static]
```

Gets the current number of words in the LPI2C master FIFOs.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>txCount</i>	Pointer through which the current number of words in the transmit FIFO is returned. Pass NULL if this value is not required.
out	<i>rxCount</i>	Pointer through which the current number of words in the receive FIFO is returned. Pass NULL if this value is not required.

12.6.4.17 LPI2C_MasterSetBaudRate()

```
void LPI2C_MasterSetBaudRate (
    LPI2C_Type * base,
    uint32_t sourceClock_Hz,
    uint32_t baudRate_Hz )
```

Sets the I2C bus frequency for master transactions.

The LPI2C master is automatically disabled and re-enabled as necessary to configure the baud rate. Do not call this function during a transfer, or the transfer is aborted.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>sourceClock_Hz</i>	LPI2C functional clock frequency in Hertz.
<i>baudRate_Hz</i>	Requested bus frequency in Hertz.

12.6.4.18 LPI2C_MasterGetBusIdleState()

```
static bool LPI2C_MasterGetBusIdleState (
    LPI2C_Type * base ) [inline], [static]
```

Returns whether the bus is idle.

Requires the master mode to be enabled.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

12.6.4.19 LPI2C_MasterStart()

```
status_t LPI2C_MasterStart (
    LPI2C_Type * base,
    uint8_t address,
    lpi2c_direction_t dir )
```

Sends a START signal and slave address on the I2C bus.

This function is used to initiate a new master mode transfer. First, the bus state is checked to ensure that another master is not occupying the bus. Then a START signal is transmitted, followed by the 7-bit address specified in the *address* parameter. Note that this function does not actually wait until the START and address are successfully sent on the bus before returning.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>address</i>	7-bit slave device address, in bits [6:0].
<i>dir</i>	Master transfer direction, either kLPI2C_Read or kLPI2C_Write . This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

Return values

<i>#kStatus_Success</i>	START signal and address were successfully enqueued in the transmit FIFO.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.

12.6.4.20 LPI2C_MasterRepeatedStart()

```
static status_t LPI2C_MasterRepeatedStart (
    LPI2C_Type * base,
    uint8_t address,
    lpi2c_direction_t dir ) [inline], [static]
```

Sends a repeated START signal and slave address on the I2C bus.

This function is used to send a Repeated START signal when a transfer is already in progress. Like [LPI2C_MasterStart\(\)](#), it also sends the specified 7-bit address.

Note

This function exists primarily to maintain compatible APIs between LPI2C and I2C drivers, as well as to better document the intent of code that uses these APIs.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>address</i>	7-bit slave device address, in bits [6:0].
<i>dir</i>	Master transfer direction, either kLPI2C_Read or kLPI2C_Write . This parameter is used to set the R/w bit (bit 0) in the transmitted slave address.

Return values

<i>#kStatus_Success</i>	Repeated START signal and address were successfully enqueued in the transmit FIFO.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.

References [LPI2C_MasterStart\(\)](#).

12.6.4.21 LPI2C_MasterSend()

```
status_t LPI2C_MasterSend (
    LPI2C_Type * base,
    const void * txBuff,
    size_t txSize )
```

Performs a polling send transfer on the I2C bus.

Sends up to *txSize* number of bytes to the previously addressed slave device. The slave may reply with a NAK to any byte in order to terminate the transfer early. If this happens, this function returns [kStatus_LPI2C_Nak](#).

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>txBuff</i>	The pointer to the data to be transferred.
<i>txSize</i>	The length in bytes of the data to be transferred.

Return values

<i>#kStatus_Success</i>	Data was sent successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or over run.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

12.6.4.22 LPI2C_MasterReceive()

```
status_t LPI2C_MasterReceive (
    LPI2C_Type * base,
    void * rxBuff,
    size_t rxSize )
```

Performs a polling receive transfer on the I2C bus.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>rxBuff</i>	The pointer to the data to be transferred.
<i>rxSize</i>	The length in bytes of the data to be transferred.

Return values

<i>#kStatus_Success</i>	Data was received successfully.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

12.6.4.23 LPI2C_MasterStop()

```
status_t LPI2C_MasterStop (
    LPI2C_Type * base )
```

Sends a STOP signal on the I2C bus.

This function does not return until the STOP signal is seen on the bus, or an error occurs.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Return values

<i>#kStatus_Success</i>	The STOP signal was successfully sent on the bus and the transaction terminated.
<i>kStatus_LPI2C_Busy</i>	Another master is currently utilizing the bus.
<i>kStatus_LPI2C_Nak</i>	The slave device sent a NAK in response to a byte.
<i>kStatus_LPI2C_FifoError</i>	FIFO under run or overrun.
<i>kStatus_LPI2C_ArbitrationLost</i>	Arbitration lost error.
<i>kStatus_LPI2C_PinLowTimeout</i>	SCL or SDA were held low longer than the timeout.

12.6.4.24 LPI2C_MasterTransferCreateHandle()

```
void LPI2C_MasterTransferCreateHandle (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle,
    lpi2c_master_transfer_callback_t callback,
    void * userData )
```

Creates a new handle for the LPI2C master non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [LPI2C_MasterTransferAbort\(\)](#) API shall be called.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>handle</i>	Pointer to the LPI2C master driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

12.6.4.25 LPI2C_MasterTransferNonBlocking()

```
status_t LPI2C_MasterTransferNonBlocking (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle,
    lpi2c_master_transfer_t * transfer )
```

Performs a non-blocking transaction on the I2C bus.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.
<i>transfer</i>	The pointer to the transfer descriptor.

Return values

<i>#kStatus_Success</i>	The transaction was started successfully.
<i>kStatus_LPI2C_Busy</i>	Either another master is currently utilizing the bus, or a non-blocking transaction is already in progress.

12.6.4.26 LPI2C_MasterTransferGetCount()

```
status_t LPI2C_MasterTransferGetCount (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle,
    size_t * count )
```

Returns number of bytes transferred so far.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>handle</i>	Pointer to the LPI2C master driver handle.
out	<i>count</i>	Number of bytes transferred so far by the non-blocking transaction.

Return values

<i>#kStatus_Success</i>	
<i>#kStatus_NoTransferInProgress</i>	There is not a non-blocking transaction currently in progress.

12.6.4.27 LPI2C_MasterTransferAbort()

```
void LPI2C_MasterTransferAbort (
    LPI2C_Type * base,
    lpi2c_master_handle_t * handle )
```

Terminates a non-blocking LPI2C master transmission early.

Note

It is not safe to call this function from an IRQ handler that has a higher priority than the LPI2C peripheral's IRQ priority.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.

Return values

<i>#kStatus_Success</i>	A transaction was successfully aborted.
<i>kStatus_LPI2C_Idle</i>	There is not a non-blocking transaction currently in progress.

12.6.4.28 LPI2C_MasterTransferHandleIRQ()

```
void LPI2C_MasterTransferHandleIRQ (  
    LPI2C_Type * base,  
    lpi2c_master_handle_t * handle )
```

Reusable routine to handle master interrupts.

Note

This function does not need to be called unless you are reimplementing the nonblocking API's interrupt handler routines to add special functionality.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to the LPI2C master driver handle.

12.7 LPI2C Slave Driver

Data Structures

- struct [lpi2c_slave_config_t](#)
Structure with settings to initialize the LPI2C slave module.
- struct [lpi2c_slave_transfer_t](#)
LPI2C slave transfer structure.
- struct [lpi2c_slave_handle_t](#)
LPI2C slave handle structure.

Typedefs

- typedef void(* [lpi2c_slave_transfer_callback_t](#)) (LPI2C_Type *base, [lpi2c_slave_transfer_t](#) *transfer, void *userData)
Slave event callback function pointer type.

Enumerations

- enum [_lpi2c_slave_flags](#) {
[kLPI2C_SlaveTxReadyFlag](#) = LPI2C_SSR_TDF_MASK, [kLPI2C_SlaveRxReadyFlag](#) = LPI2C_SSR_RDF_MA←
SK, [kLPI2C_SlaveAddressValidFlag](#) = LPI2C_SSR_AVF_MASK, [kLPI2C_SlaveTransmitAckFlag](#) = LPI2C_SS←
R_TAF_MASK,
[kLPI2C_SlaveRepeatedStartDetectFlag](#) = LPI2C_SSR_RSF_MASK, [kLPI2C_SlaveStopDetectFlag](#) = LPI2C_←
SSR_SDF_MASK, [kLPI2C_SlaveBitErrFlag](#) = LPI2C_SSR_BEF_MASK, [kLPI2C_SlaveFifoErrFlag](#) = LPI2C_S←
SR_FEF_MASK,
[kLPI2C_SlaveAddressMatch0Flag](#) = LPI2C_SSR_AM0F_MASK, [kLPI2C_SlaveAddressMatch1Flag](#) = LPI2C_←
SSR_AM1F_MASK, [kLPI2C_SlaveGeneralCallFlag](#) = LPI2C_SSR_GCF_MASK, [kLPI2C_SlaveBusyFlag](#) = LP←
I2C_SSR_SBF_MASK,
[kLPI2C_SlaveBusBusyFlag](#) = LPI2C_SSR_BBF_MASK }
LPI2C slave peripheral flags.
- enum [lpi2c_slave_address_match_t](#) { [kLPI2C_MatchAddress0](#) = 0U, [kLPI2C_MatchAddress0OrAddress1](#) = 2U,
[kLPI2C_MatchAddress0ThroughAddress1](#) = 6U }
LPI2C slave address match options.
- enum [lpi2c_slave_transfer_event_t](#) {
[kLPI2C_SlaveAddressMatchEvent](#) = 0x01U, [kLPI2C_SlaveTransmitEvent](#) = 0x02U, [kLPI2C_SlaveReceiveEvent](#)
= 0x04U, [kLPI2C_SlaveTransmitAckEvent](#) = 0x08U,
[kLPI2C_SlaveRepeatedStartEvent](#) = 0x10U, [kLPI2C_SlaveCompletionEvent](#) = 0x20U, [kLPI2C_SlaveAllEvents](#) }
Set of events sent to the callback for non blocking slave transfers.

Slave initialization and deinitialization

- void [LPI2C_SlaveGetDefaultConfig](#) ([lpi2c_slave_config_t](#) *slaveConfig)
Provides a default configuration for the LPI2C slave peripheral.
- void [LPI2C_SlaveInit](#) (LPI2C_Type *base, const [lpi2c_slave_config_t](#) *slaveConfig, uint32_t sourceClock_Hz)
Initializes the LPI2C slave peripheral.
- void [LPI2C_SlaveDeinit](#) (LPI2C_Type *base)
Deinitializes the LPI2C slave peripheral.
- static void [LPI2C_SlaveReset](#) (LPI2C_Type *base)
Performs a software reset of the LPI2C slave peripheral.
- static void [LPI2C_SlaveEnable](#) (LPI2C_Type *base, bool enable)
Enables or disables the LPI2C module as slave.

Slave status

- static `uint32_t LPI2C_SlaveGetStatusFlags` (LPI2C_Type *base)
Gets the LPI2C slave status flags.
- static void `LPI2C_SlaveClearStatusFlags` (LPI2C_Type *base, `uint32_t` statusMask)
Clears the LPI2C status flag state.

Slave interrupts

- static void `LPI2C_SlaveEnableInterrupts` (LPI2C_Type *base, `uint32_t` interruptMask)
Enables the LPI2C slave interrupt requests.
- static void `LPI2C_SlaveDisableInterrupts` (LPI2C_Type *base, `uint32_t` interruptMask)
Disables the LPI2C slave interrupt requests.
- static `uint32_t LPI2C_SlaveGetEnabledInterrupts` (LPI2C_Type *base)
Returns the set of currently enabled LPI2C slave interrupt requests.

Slave DMA control

- static void `LPI2C_SlaveEnableDMA` (LPI2C_Type *base, bool enableAddressValid, bool enableRx, bool enableTx)
Enables or disables the LPI2C slave peripheral DMA requests.

Slave bus operations

- static bool `LPI2C_SlaveGetBusIdleState` (LPI2C_Type *base)
Returns whether the bus is idle.
- static void `LPI2C_SlaveTransmitAck` (LPI2C_Type *base, bool ackOrNack)
Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.
- static `uint32_t LPI2C_SlaveGetReceivedAddress` (LPI2C_Type *base)
Returns the slave address sent by the I2C master.
- status_t `LPI2C_SlaveSend` (LPI2C_Type *base, const void *txBuff, size_t txSize, size_t *actualTxSize)
Performs a polling send transfer on the I2C bus.
- status_t `LPI2C_SlaveReceive` (LPI2C_Type *base, void *rxBuff, size_t rxSize, size_t *actualRxSize)
Performs a polling receive transfer on the I2C bus.

Slave non-blocking

- void `LPI2C_SlaveTransferCreateHandle` (LPI2C_Type *base, lpi2c_slave_handle_t *handle, lpi2c_slave_transfer_callback_t callback, void *userData)
Creates a new handle for the LPI2C slave non-blocking APIs.
- status_t `LPI2C_SlaveTransferNonBlocking` (LPI2C_Type *base, lpi2c_slave_handle_t *handle, `uint32_t` eventMask)
Starts accepting slave transfers.
- status_t `LPI2C_SlaveTransferGetCount` (LPI2C_Type *base, lpi2c_slave_handle_t *handle, size_t *count)
Gets the slave transfer status during a non-blocking transfer.
- void `LPI2C_SlaveTransferAbort` (LPI2C_Type *base, lpi2c_slave_handle_t *handle)
Aborts the slave non-blocking transfers.

Slave IRQ handler

- void [LPI2C_SlaveTransferHandleIRQ](#) (LPI2C_Type *base, lpi2c_slave_handle_t *handle)

Reusable routine to handle slave interrupts.

12.7.1 Detailed Description

12.7.2 Typedef Documentation

12.7.2.1 lpi2c_slave_transfer_callback_t

```
typedef void(* lpi2c_slave_transfer_callback_t) (LPI2C_Type *base, lpi2c\_slave\_transfer\_t *transfer,
void *userData)
```

Slave event callback function pointer type.

This callback is used only for the slave non-blocking transfer API. To install a callback, use the [LPI2C_SlaveSetCallback\(\)](#) function after you have created a handle.

Parameters

<i>base</i>	Base address for the LPI2C instance on which the event occurred.
<i>transfer</i>	Pointer to transfer descriptor containing values passed to and/or from the callback.
<i>userData</i>	Arbitrary pointer-sized value passed from the application.

12.7.3 Enumeration Type Documentation

12.7.3.1 _lpi2c_slave_flags

```
enum \_lpi2c\_slave\_flags
```

LPI2C slave peripheral flags.

The following status register flags can be cleared:

- [kLPI2C_SlaveRepeatedStartDetectFlag](#)
- [kLPI2C_SlaveStopDetectFlag](#)
- [kLPI2C_SlaveBitErrFlag](#)
- [kLPI2C_SlaveFifoErrFlag](#)

All flags except [kLPI2C_SlaveBusyFlag](#) and [kLPI2C_SlaveBusBusyFlag](#) can be enabled as interrupts.

Note

These enumerations are meant to be OR'd together to form a bit mask.

Enumerator

kLPI2C_SlaveTxReadyFlag	Transmit data flag.
kLPI2C_SlaveRxReadyFlag	Receive data flag.
kLPI2C_SlaveAddressValidFlag	Address valid flag.
kLPI2C_SlaveTransmitAckFlag	Transmit ACK flag.
kLPI2C_SlaveRepeatedStartDetectFlag	Repeated start detect flag.
kLPI2C_SlaveStopDetectFlag	Stop detect flag.
kLPI2C_SlaveBitErrFlag	Bit error flag.
kLPI2C_SlaveFifoErrFlag	FIFO error flag.
kLPI2C_SlaveAddressMatch0Flag	Address match 0 flag.
kLPI2C_SlaveAddressMatch1Flag	Address match 1 flag.
kLPI2C_SlaveGeneralCallFlag	General call flag.
kLPI2C_SlaveBusyFlag	Master busy flag.
kLPI2C_SlaveBusBusyFlag	Bus busy flag.

12.7.3.2 lpi2c_slave_address_match_t

```
enum lpi2c_slave_address_match_t
```

LPI2C slave address match options.

Enumerator

kLPI2C_MatchAddress0	Match only address 0.
kLPI2C_MatchAddress0OrAddress1	Match either address 0 or address 1.
kLPI2C_MatchAddress0ThroughAddress1	Match a range of slave addresses from address 0 through address 1.

12.7.3.3 lpi2c_slave_transfer_event_t

```
enum lpi2c_slave_transfer_event_t
```

Set of events sent to the callback for non blocking slave transfers.

These event enumerations are used for two related purposes. First, a bit mask created by OR'ing together events is passed to [LPI2C_SlaveTransferNonBlocking\(\)](#) in order to specify which events to enable. Then, when the slave callback is invoked, it is passed the current event through its *transfer* parameter.

Note

These enumerations are meant to be OR'd together to form a bit mask of events.

Enumerator

kLPI2C_SlaveAddressMatchEvent	Received the slave address after a start or repeated start.
kLPI2C_SlaveTransmitEvent	Callback is requested to provide data to transmit (slave-transmitter role).
kLPI2C_SlaveReceiveEvent	Callback is requested to provide a buffer in which to place received data (slave-receiver role).
kLPI2C_SlaveTransmitAckEvent	Callback needs to either transmit an ACK or NACK.
kLPI2C_SlaveRepeatedStartEvent	A repeated start was detected.
kLPI2C_SlaveCompletionEvent	A stop was detected, completing the transfer.
kLPI2C_SlaveAllEvents	Bit mask of all available events.

12.7.4 Function Documentation

12.7.4.1 LPI2C_SlaveGetDefaultConfig()

```
void LPI2C_SlaveGetDefaultConfig (
    lpi2c_slave_config_t * slaveConfig )
```

Provides a default configuration for the LPI2C slave peripheral.

This function provides the following default configuration for the LPI2C slave peripheral:

```
slaveConfig->enableSlave           = true;
slaveConfig->address0              = 0U;
slaveConfig->address1              = 0U;
slaveConfig->addressMatchMode      = kLPI2C_MatchAddress0;
slaveConfig->filterDozeEnable      = true;
slaveConfig->filterEnable          = true;
slaveConfig->enableGeneralCall     = false;
slaveConfig->sclStall.enableAck     = false;
slaveConfig->sclStall.enableTx     = true;
slaveConfig->sclStall.enableRx     = true;
slaveConfig->sclStall.enableAddress = true;
slaveConfig->ignoreAck             = false;
slaveConfig->enableReceivedAddressRead = false;
slaveConfig->sdaGlitchFilterWidth_ns = 0; // TODO determine default width values
slaveConfig->sclGlitchFilterWidth_ns = 0;
slaveConfig->dataValidDelay_ns     = 0;
slaveConfig->clockHoldTime_ns      = 0;
```

After calling this function, override any settings to customize the configuration, prior to initializing the master driver with [LPI2C_SlaveInit\(\)](#). Be sure to override at least the *address0* member of the configuration structure with the desired slave address.

Parameters

out	<i>slaveConfig</i>	User provided configuration structure that is set to default values. Refer to lpi2c_slave_config_t .
-----	--------------------	--

12.7.4.2 LPI2C_SlaveInit()

```
void LPI2C_SlaveInit (
    LPI2C_Type * base,
    const lpi2c_slave_config_t * slaveConfig,
    uint32_t sourceClock_Hz )
```

Initializes the LPI2C slave peripheral.

This function enables the peripheral clock and initializes the LPI2C slave peripheral as described by the user provided configuration.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>slaveConfig</i>	User provided peripheral configuration. Use LPI2C_SlaveGetDefaultConfig() to get a set of defaults that you can override.
<i>sourceClock_Hz</i>	Frequency in Hertz of the LPI2C functional clock. Used to calculate the filter widths, data valid delay, and clock hold time.

12.7.4.3 LPI2C_SlaveDeinit()

```
void LPI2C_SlaveDeinit (
    LPI2C_Type * base )
```

Deinitializes the LPI2C slave peripheral.

This function disables the LPI2C slave peripheral and gates the clock. It also performs a software reset to restore the peripheral to reset conditions.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

12.7.4.4 LPI2C_SlaveReset()

```
static void LPI2C_SlaveReset (
    LPI2C_Type * base ) [inline], [static]
```

Performs a software reset of the LPI2C slave peripheral.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

12.7.4.5 LPI2C_SlaveEnable()

```
static void LPI2C_SlaveEnable (
    LPI2C_Type * base,
    bool enable ) [inline], [static]
```

Enables or disables the LPI2C module as slave.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enable</i>	Pass true to enable or false to disable the specified LPI2C as slave.

12.7.4.6 LPI2C_SlaveGetStatusFlags()

```
static uint32_t LPI2C_SlaveGetStatusFlags (
    LPI2C_Type * base ) [inline], [static]
```

Gets the LPI2C slave status flags.

A bit mask with the state of all LPI2C slave status flags is returned. For each flag, the corresponding bit in the return value is set if the flag is asserted.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

State of the status flags:

- 1: related status flag is set.
- 0: related status flag is not set.

See also

[_lpi2c_slave_flags](#)

12.7.4.7 LPI2C_SlaveClearStatusFlags()

```
static void LPI2C_SlaveClearStatusFlags (
    LPI2C_Type * base,
    uint32_t statusMask ) [inline], [static]
```

Clears the LPI2C status flag state.

The following status register flags can be cleared:

- [kLPI2C_SlaveRepeatedStartDetectFlag](#)
- [kLPI2C_SlaveStopDetectFlag](#)
- [kLPI2C_SlaveBitErrFlag](#)
- [kLPI2C_SlaveFifoErrFlag](#)

Attempts to clear other flags has no effect.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>statusMask</i>	A bitmask of status flags that are to be cleared. The mask is composed of _lpi2c_slave_flags enumerators OR'd together. You may pass the result of a previous call to LPI2C_SlaveGetStatusFlags() .

See also

[_lpi2c_slave_flags](#).

12.7.4.8 LPI2C_SlaveEnableInterrupts()

```
static void LPI2C_SlaveEnableInterrupts (
    LPI2C_Type * base,
    uint32_t interruptMask ) [inline], [static]
```

Enables the LPI2C slave interrupt requests.

All flags except [kLPI2C_SlaveBusyFlag](#) and [kLPI2C_SlaveBusBusyFlag](#) can be enabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to enable. See _lpi2c_slave_flags for the set of constants that should be OR'd together to form the bit mask.

12.7.4.9 LPI2C_SlaveDisableInterrupts()

```
static void LPI2C_SlaveDisableInterrupts (
```

```
LPI2C_Type * base,
uint32_t interruptMask ) [inline], [static]
```

Disables the LPI2C slave interrupt requests.

All flags except [kLPI2C_SlaveBusyFlag](#) and [kLPI2C_SlaveBusBusyFlag](#) can be enabled as interrupts.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>interruptMask</i>	Bit mask of interrupts to disable. See _lpi2c_slave_flags for the set of constants that should be OR'd together to form the bit mask.

12.7.4.10 LPI2C_SlaveGetEnabledInterrupts()

```
static uint32_t LPI2C_SlaveGetEnabledInterrupts (
    LPI2C_Type * base ) [inline], [static]
```

Returns the set of currently enabled LPI2C slave interrupt requests.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

A bitmask composed of [_lpi2c_slave_flags](#) enumerators OR'd together to indicate the set of enabled interrupts.

12.7.4.11 LPI2C_SlaveEnableDMA()

```
static void LPI2C_SlaveEnableDMA (
    LPI2C_Type * base,
    bool enableAddressValid,
    bool enableRx,
    bool enableTx ) [inline], [static]
```

Enables or disables the LPI2C slave peripheral DMA requests.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>enableAddressValid</i>	Enable flag for the address valid DMA request. Pass true for enable, false for disable. The address valid DMA request is shared with the receive data DMA request.
<i>enableRx</i>	Enable flag for the receive data DMA request. Pass true for enable, false for disable.
<i>enableTx</i>	Enable flag for the transmit data DMA request. Pass true for enable, false for disable.

12.7.4.12 LPI2C_SlaveGetBusIdleState()

```
static bool LPI2C_SlaveGetBusIdleState (  
    LPI2C_Type * base ) [inline], [static]
```

Returns whether the bus is idle.

Requires the slave mode to be enabled.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Return values

<i>true</i>	Bus is busy.
<i>false</i>	Bus is idle.

12.7.4.13 LPI2C_SlaveTransmitAck()

```
static void LPI2C_SlaveTransmitAck (  
    LPI2C_Type * base,  
    bool ackOrNack ) [inline], [static]
```

Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.

Use this function to send an ACK or NAK when the [kLPI2C_SlaveTransmitAckFlag](#) is asserted. This only happens if you enable the `sclStall.enableAck` field of the [lpi2c_slave_config_t](#) configuration structure used to initialize the slave peripheral.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>ackOrNack</i>	Pass true for an ACK or false for a NAK.

12.7.4.14 LPI2C_SlaveGetReceivedAddress()

```
static uint32_t LPI2C_SlaveGetReceivedAddress (  
    LPI2C_Type * base ) [inline], [static]
```

Returns the slave address sent by the I2C master.

This function should only be called if the [kLPI2C_SlaveAddressValidFlag](#) is asserted.

Parameters

<i>base</i>	The LPI2C peripheral base address.
-------------	------------------------------------

Returns

The 8-bit address matched by the LPI2C slave. Bit 0 contains the R/w direction bit, and the 7-bit slave address is in the upper 7 bits.

12.7.4.15 LPI2C_SlaveSend()

```
status_t LPI2C_SlaveSend (
    LPI2C_Type * base,
    const void * txBuff,
    size_t txSize,
    size_t * actualTxSize )
```

Performs a polling send transfer on the I2C bus.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>txBuff</i>	The pointer to the data to be transferred.
	<i>txSize</i>	The length in bytes of the data to be transferred.
out	<i>actualTxSize</i>	

Returns

Error or success status returned by API.

12.7.4.16 LPI2C_SlaveReceive()

```
status_t LPI2C_SlaveReceive (
    LPI2C_Type * base,
    void * rxBuff,
    size_t rxSize,
    size_t * actualRxSize )
```

Performs a polling receive transfer on the I2C bus.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>rxBuff</i>	The pointer to the data to be transferred.
	<i>rxSize</i>	The length in bytes of the data to be transferred.
out	<i>actualRxSize</i>	

Returns

Error or success status returned by API.

12.7.4.17 LPI2C_SlaveTransferCreateHandle()

```
void LPI2C_SlaveTransferCreateHandle (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle,
    lpi2c_slave_transfer_callback_t callback,
    void * userData )
```

Creates a new handle for the LPI2C slave non-blocking APIs.

The creation of a handle is for use with the non-blocking APIs. Once a handle is created, there is not a corresponding destroy handle. If the user wants to terminate a transfer, the [LPI2C_SlaveTransferAbort\(\)](#) API shall be called.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
out	<i>handle</i>	Pointer to the LPI2C slave driver handle.
	<i>callback</i>	User provided pointer to the asynchronous callback function.
	<i>userData</i>	User provided pointer to the application callback data.

12.7.4.18 LPI2C_SlaveTransferNonBlocking()

```
status_t LPI2C_SlaveTransferNonBlocking (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle,
    uint32_t eventMask )
```

Starts accepting slave transfers.

Call this API after calling [I2C_SlaveInit\(\)](#) and [LPI2C_SlaveTransferCreateHandle\(\)](#) to start processing transactions driven by an I2C master. The slave monitors the I2C bus and pass events to the callback that was passed into the call to [LPI2C_SlaveTransferCreateHandle\(\)](#). The callback is always invoked from the interrupt context.

The set of events received by the callback is customizable. To do so, set the *eventMask* parameter to the OR'd combination of [lpi2c_slave_transfer_event_t](#) enumerators for the events you wish to receive. The [kLPI2C_SlaveTransmitEvent](#) and [kLPI2C_SlaveReceiveEvent](#) events are always enabled and do not need to be included in the mask. Alternatively, you can pass 0 to get a default set of only the transmit and receive events that are always enabled. In addition, the [kLPI2C_SlaveAllEvents](#) constant is provided as a convenient way to enable all events.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to #lpi2c_slave_handle_t structure which stores the transfer state.
<i>eventMask</i>	Bit mask formed by OR'ing together lpi2c_slave_transfer_event_t enumerators to specify which events to send to the callback. Other accepted values are 0 to get a default set of only the transmit and receive events, and kLPI2C_SlaveAllEvents to enable all events.

Return values

<i>#kStatus_Success</i>	Slave transfers were successfully started.
<i>kStatus_LPI2C_Busy</i>	Slave transfers have already been started on this handle.

12.7.4.19 LPI2C_SlaveTransferGetCount()

```
status_t LPI2C_SlaveTransferGetCount (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle,
    size_t * count )
```

Gets the slave transfer status during a non-blocking transfer.

Parameters

	<i>base</i>	The LPI2C peripheral base address.
	<i>handle</i>	Pointer to i2c_slave_handle_t structure.
out	<i>count</i>	Pointer to a value to hold the number of bytes transferred. May be NULL if the count is not required.

Return values

<i>#kStatus_Success</i>	
<i>#kStatus_NoTransferInProgress</i>	

12.7.4.20 LPI2C_SlaveTransferAbort()

```
void LPI2C_SlaveTransferAbort (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle )
```

Aborts the slave non-blocking transfers.

Note

This API could be called at any time to stop slave for handling the bus events.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to #lpi2c_slave_handle_t structure which stores the transfer state.

Return values

<i>#kStatus_Success</i>	
<i>kStatus_LPI2C_Idle</i>	

12.7.4.21 LPI2C_SlaveTransferHandleIRQ()

```
void LPI2C_SlaveTransferHandleIRQ (
    LPI2C_Type * base,
    lpi2c_slave_handle_t * handle )
```

Reusable routine to handle slave interrupts.

Note

This function does not need to be called unless you are reimplementing the non blocking API's interrupt handler routines to add special functionality.

Parameters

<i>base</i>	The LPI2C peripheral base address.
<i>handle</i>	Pointer to #lpi2c_slave_handle_t structure which stores the transfer state.

12.8 LPI2C Master DMA Driver

12.9 LPI2C Slave DMA Driver

12.10 LPI2C FreeRTOS Driver

12.11 LPI2C μ COS/II Driver

12.12 LPI2C μ COS/III Driver

12.13 (DRV) Low Power UART Driver

Module for the LPUART driver.

Modules

- [LPUART Driver](#)
- [LPUART \$\mu\$ COS/II Driver](#)
- [LPUART \$\mu\$ COS/III Driver](#)
- [LPUART FreeRTOS Driver](#)

12.13.1 Detailed Description

Module for the LPUART driver.

12.14 LPUART Driver

Modules

- [LPUART DMA Driver](#)
- [LPUART eDMA Driver](#)

Files

- file [fsl_lpuart.h](#)

Data Structures

- struct [lpuart_config_t](#)
LPUART configure structure.
- struct [lpuart_transfer_t](#)
LPUART transfer structure.
- struct [lpuart_handle_t](#)
LPUART handle structure.

Typedefs

- typedef void(* [lpuart_transfer_callback_t](#)) (LPUART_Type *base, lpuart_handle_t *handle, status_t status, void *userData)
LPUART transfer callback function.

Enumerations

- enum [_lpuart_status](#) {
[kStatus_LPUART_TxBusy](#) = MAKE_STATUS(kStatusGroup_LPUART, 0), [kStatus_LPUART_RxBusy](#) = MAKE_STATUS(kStatusGroup_LPUART, 1), [kStatus_LPUART_TxIdle](#) = MAKE_STATUS(kStatusGroup_LPUART, 2),
[kStatus_LPUART_RxIdle](#) = MAKE_STATUS(kStatusGroup_LPUART, 3),
[kStatus_LPUART_TxWatermarkTooLarge](#) = MAKE_STATUS(kStatusGroup_LPUART, 4), [kStatus_LPUART_RxWatermarkTooLarge](#) = MAKE_STATUS(kStatusGroup_LPUART, 5), [kStatus_LPUART_FlagCannotClearManually](#), [kStatus_LPUART_Error](#)
= MAKE_STATUS(kStatusGroup_LPUART, 7),
[kStatus_LPUART_RxRingBufferOverflow](#), [kStatus_LPUART_RxHardwareOverflow](#) = MAKE_STATUS(kStatusGroup_LPUART, 9), [kStatus_LPUART_NoiseError](#) = MAKE_STATUS(kStatusGroup_LPUART, 10),
[kStatus_LPUART_FramingError](#) = MAKE_STATUS(kStatusGroup_LPUART, 11),
[kStatus_LPUART_ParityError](#) = MAKE_STATUS(kStatusGroup_LPUART, 12), [kStatus_LPUART_BaudrateNotSupport](#)
}
Error codes for the LPUART driver.
- enum [lpuart_parity_mode_t](#) { [kLPUART_ParityDisabled](#) = 0x0U, [kLPUART_ParityEven](#) = 0x2U, [kLPUART_ParityOdd](#) = 0x3U }
LPUART parity mode.
- enum [lpuart_data_bits_t](#) { [kLPUART_EightDataBits](#) = 0x0U }
LPUART data bits count.

- enum `lpuart_stop_bit_count_t` { `kLPUART_OneStopBit` = 0U, `kLPUART_TwoStopBit` = 1U }
LPUART stop bit count.
- enum `_lpuart_interrupt_enable` {
`kLPUART_RxActiveEdgeInterruptEnable` = (LPUART_BAUD_RXEDGIE_MASK >> 8), `kLPUART_TxDataRegEmptyInterruptEnable` = (LPUART_CTRL_TIE_MASK), `kLPUART_TransmissionCompleteInterruptEnable` = (LPUART_CTRL_TCIE_MASK), `kLPUART_RxDataRegFullInterruptEnable` = (LPUART_CTRL_RIE_MASK),
`kLPUART_IdleLineInterruptEnable` = (LPUART_CTRL_ILIE_MASK), `kLPUART_RxOverrunInterruptEnable` = (LPUART_CTRL_ORIE_MASK), `kLPUART_NoiseErrorInterruptEnable` = (LPUART_CTRL_NEIE_MASK),
`kLPUART_FramingErrorInterruptEnable` = (LPUART_CTRL_FEIE_MASK),
`kLPUART_ParityErrorInterruptEnable` = (LPUART_CTRL_PEIE_MASK) }
LPUART interrupt configuration structure, default settings all disabled.
- enum `_lpuart_flags` {
`kLPUART_TxDataRegEmptyFlag`, `kLPUART_TransmissionCompleteFlag`, `kLPUART_RxDataRegFullFlag`,
`kLPUART_IdleLineFlag` = (LPUART_STAT_IDLE_MASK),
`kLPUART_RxOverrunFlag` = (LPUART_STAT_OR_MASK), `kLPUART_NoiseErrorFlag` = (LPUART_STAT_NEIF_MASK), `kLPUART_FramingErrorFlag`, `kLPUART_ParityErrorFlag` = (LPUART_STAT_PF_MASK),
`kLPUART_RxActiveEdgeFlag`, `kLPUART_RxActiveFlag` }
LPUART status flags.

Driver version

- `#define FSL_LPUART_DRIVER_VERSION` (MAKE_VERSION(2, 2, 1))
LPUART driver version 2.2.1.

Initialization and deinitialization

- status_t `LPUART_Init` (LPUART_Type *base, const `lpuart_config_t` *config, `uint32_t` srcClock_Hz)
Initializes an LPUART instance with the user configuration structure and the peripheral clock.
- void `LPUART_Deinit` (LPUART_Type *base)
Deinitializes a LPUART instance.
- void `LPUART_GetDefaultConfig` (`lpuart_config_t` *config)
Gets the default configuration structure.
- status_t `LPUART_SetBaudRate` (LPUART_Type *base, `uint32_t` baudRate_Bps, `uint32_t` srcClock_Hz)
Sets the LPUART instance baudrate.

Status

- `uint32_t` `LPUART_GetStatusFlags` (LPUART_Type *base)
Gets LPUART status flags.
- status_t `LPUART_ClearStatusFlags` (LPUART_Type *base, `uint32_t` mask)
Clears status flags with a provided mask.

Interrupts

- void [LPUART_EnableInterrupts](#) (LPUART_Type *base, uint32_t mask)
Enables LPUART interrupts according to a provided mask.
- void [LPUART_DisableInterrupts](#) (LPUART_Type *base, uint32_t mask)
Disables LPUART interrupts according to a provided mask.
- uint32_t [LPUART_GetEnabledInterrupts](#) (LPUART_Type *base)
Gets enabled LPUART interrupts.

Bus Operations

- static void [LPUART_EnableTx](#) (LPUART_Type *base, bool enable)
Enables or disables the LPUART transmitter.
- static void [LPUART_EnableRx](#) (LPUART_Type *base, bool enable)
Enables or disables the LPUART receiver.
- static void [LPUART_WriteByte](#) (LPUART_Type *base, uint8_t data)
Writes to the transmitter register.
- static uint8_t [LPUART_ReadByte](#) (LPUART_Type *base)
Reads the RX register.
- void [LPUART_WriteBlocking](#) (LPUART_Type *base, const uint8_t *data, size_t length)
Writes to transmitter register using a blocking method.
- status_t [LPUART_ReadBlocking](#) (LPUART_Type *base, uint8_t *data, size_t length)
Reads the RX data register using a blocking method.

Transactional

- void [LPUART_TransferCreateHandle](#) (LPUART_Type *base, lpuart_handle_t *handle, lpuart_transfer_callback_t callback, void *userData)
Initializes the LPUART handle.
- status_t [LPUART_TransferSendNonBlocking](#) (LPUART_Type *base, lpuart_handle_t *handle, lpuart_transfer_t *xfer)
Transmits a buffer of data using the interrupt method.
- void [LPUART_TransferStartRingBuffer](#) (LPUART_Type *base, lpuart_handle_t *handle, uint8_t *ringBuffer, size_t ringBufferSize)
Sets up the RX ring buffer.
- void [LPUART_TransferStopRingBuffer](#) (LPUART_Type *base, lpuart_handle_t *handle)
Abort the background transfer and uninstall the ring buffer.
- void [LPUART_TransferAbortSend](#) (LPUART_Type *base, lpuart_handle_t *handle)
Aborts the interrupt-driven data transmit.
- status_t [LPUART_TransferGetSendCount](#) (LPUART_Type *base, lpuart_handle_t *handle, uint32_t *count)
Get the number of bytes that have been written to LPUART TX register.
- status_t [LPUART_TransferReceiveNonBlocking](#) (LPUART_Type *base, lpuart_handle_t *handle, lpuart_transfer_t *xfer, size_t *receivedBytes)
Receives a buffer of data using the interrupt method.
- void [LPUART_TransferAbortReceive](#) (LPUART_Type *base, lpuart_handle_t *handle)
Aborts the interrupt-driven data receiving.

- status_t [LPUART_TransferGetReceiveCount](#) (LPUART_Type *base, lpuart_handle_t *handle, uint32_t *count)
Get the number of bytes that have been received.
- void [LPUART_TransferHandleIRQ](#) (LPUART_Type *base, lpuart_handle_t *handle)
LPUART IRQ handle function.
- void [LPUART_TransferHandleErrorIRQ](#) (LPUART_Type *base, lpuart_handle_t *handle)
LPUART Error IRQ handle function.

12.14.1 Detailed Description

The KSDK provides a peripheral driver for the Low Power UART (LPUART) module of Kinetis devices.

12.14.2 Typical use case

12.14.2.1 LPUART Operation

```
uint8_t ch;
LPUART_GetDefaultConfig(&user_config);
user_config.baudRate = 115200U;
LPUART_Init(LPUART1, &user_config, 120000000U);
LPUART_SendDataPolling(LPUART1, txbuff, sizeof(txbuff));
while(1)
{
    LPUART_ReceiveDataPolling(LPUART1, &ch, 1);
    LPUART_SendDataPolling(LPUART1, &ch, 1);
}
```

12.14.3 Enumeration Type Documentation

12.14.3.1 _lpuart_status

```
enum _lpuart_status
```

Error codes for the LPUART driver.

Enumerator

kStatus_LPUART_TxBusy	TX busy.
kStatus_LPUART_RxBusy	RX busy.
kStatus_LPUART_TxIdle	LPUART transmitter is idle.
kStatus_LPUART_RxIdle	LPUART receiver is idle.
kStatus_LPUART_TxWatermarkTooLarge	TX FIFO watermark too large
kStatus_LPUART_RxWatermarkTooLarge	RX FIFO watermark too large
kStatus_LPUART_FlagCannotClearManually	Some flag can't manually clear.
kStatus_LPUART_Error	Error happens on LPUART.
kStatus_LPUART_RxRingBufferOverrun	LPUART RX software ring buffer overrun.
kStatus_LPUART_RxHardwareOverrun	LPUART RX receiver overrun.
kStatus_LPUART_NoiseError	LPUART noise error.
kStatus_LPUART_FramingError	LPUART framing error.
kStatus_LPUART_ParityError	LPUART parity error.
kStatus_LPUART_BaudrateNotSupport	Baudrate is not support in current clock source.

12.14.3.2 lpuart_parity_mode_t

enum `lpuart_parity_mode_t`

LPUART parity mode.

Enumerator

<code>kLPUART_ParityDisabled</code>	Parity disabled.
<code>kLPUART_ParityEven</code>	Parity enabled, type even, bit setting: PE PT = 10.
<code>kLPUART_ParityOdd</code>	Parity enabled, type odd, bit setting: PE PT = 11.

12.14.3.3 lpuart_data_bits_t

enum `lpuart_data_bits_t`

LPUART data bits count.

Enumerator

<code>kLPUART_EightDataBits</code>	Eight data bit.
------------------------------------	-----------------

12.14.3.4 lpuart_stop_bit_count_t

enum `lpuart_stop_bit_count_t`

LPUART stop bit count.

Enumerator

<code>kLPUART_OneStopBit</code>	One stop bit.
<code>kLPUART_TwoStopBit</code>	Two stop bits.

12.14.3.5 _lpuart_interrupt_enable

enum `_lpuart_interrupt_enable`

LPUART interrupt configuration structure, default settings all disabled.

This structure contains the settings for all LPUART interrupt configurations.

Enumerator

kLPUART_RxActiveEdgeInterruptEnable	Receive Active Edge.
kLPUART_TxDataRegEmptyInterruptEnable	Transmit data register empty.
kLPUART_TransmissionCompleteInterruptEnable	Transmission complete.
kLPUART_RxDataRegFullInterruptEnable	Receiver data register full.
kLPUART_IdleLineInterruptEnable	Idle line.
kLPUART_RxOverrunInterruptEnable	Receiver Overrun.
kLPUART_NoiseErrorInterruptEnable	Noise error flag.
kLPUART_FramingErrorInterruptEnable	Framing error flag.
kLPUART_ParityErrorInterruptEnable	Parity error flag.

12.14.3.6 _lpuart_flags

```
enum _lpuart_flags
```

LPUART status flags.

This provides constants for the LPUART status flags for use in the LPUART functions.

Enumerator

kLPUART_TxDataRegEmptyFlag	Transmit data register empty flag, sets when transmit buffer is empty.
kLPUART_TransmissionCompleteFlag	Transmission complete flag, sets when transmission activity complete.
kLPUART_RxDataRegFullFlag	Receive data register full flag, sets when the receive data buffer is full.
kLPUART_IdleLineFlag	Idle line detect flag, sets when idle line detected.
kLPUART_RxOverrunFlag	Receive Overrun, sets when new data is received before data is read from receive register.
kLPUART_NoiseErrorFlag	Receive takes 3 samples of each received bit. If any of these samples differ, noise flag sets
kLPUART_FramingErrorFlag	Frame error flag, sets if logic 0 was detected where stop bit expected.
kLPUART_ParityErrorFlag	If parity enabled, sets upon parity error detection.
kLPUART_RxActiveEdgeFlag	Receive pin active edge interrupt flag, sets when active edge detected.
kLPUART_RxActiveFlag	Receiver Active Flag (RAF), sets at beginning of valid start bit.

12.14.4 Function Documentation

12.14.4.1 LPUART_Init()

```
status_t LPUART_Init (
    LPUART_Type * base,
```

```
const lpuart_config_t * config,
uint32_t srcClock_Hz )
```

Initializes an LPUART instance with the user configuration structure and the peripheral clock.

This function configures the LPUART module with user-defined settings. Call the [LPUART_GetDefaultConfig\(\)](#) function to configure the configuration structure and get the default configuration. The example below shows how to use this API to configure the LPUART.

```
lpuart_config_t lpuartConfig;
lpuartConfig.baudRate_Bps = 115200U;
lpuartConfig.parityMode = kLPUART_ParityDisabled;
lpuartConfig.dataBitsCount = kLPUART_EightDataBits;
lpuartConfig.isMsb = false;
lpuartConfig.stopBitCount = kLPUART_OneStopBit;
lpuartConfig.txFifoWatermark = 0;
lpuartConfig.rxFifoWatermark = 1;
LPUART_Init(LPUART1, &lpuartConfig, 200000000U);
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>config</i>	Pointer to a user-defined configuration structure.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

Return values

<i>kStatus_LPUART_BaudrateNotSupport</i>	Baudrate is not support in current clock source.
<i>kStatus_Success</i>	LPUART initialize succeed

12.14.4.2 LPUART_Deinit()

```
void LPUART_Deinit (
    LPUART_Type * base )
```

Deinitializes a LPUART instance.

This function waits for transmit to complete, disables TX and RX, and disables the LPUART clock.

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Examples

[board.c](#).

12.14.4.3 LPUART_GetDefaultConfig()

```
void LPUART_GetDefaultConfig (
    lpuart_config_t * config )
```

Gets the default configuration structure.

This function initializes the LPUART configuration structure to a default value. The default values are: lpuartConfig->baudRate_Bps = 115200U; lpuartConfig->parityMode = kLPUART_ParityDisabled; lpuartConfig->dataBitsCount = kLPUART_EightDataBits; lpuartConfig->isMsb = false; lpuartConfig->stopBitCount = kLPUART_OneStopBit; lpuartConfig->txFifoWatermark = 0; lpuartConfig->rxFifoWatermark = 1; lpuartConfig->enableTx = false; lpuartConfig->enableRx = false;

Parameters

<i>config</i>	Pointer to a configuration structure.
---------------	---------------------------------------

12.14.4.4 LPUART_SetBaudRate()

```
status_t LPUART_SetBaudRate (
    LPUART_Type * base,
    uint32_t baudRate_Bps,
    uint32_t srcClock_Hz )
```

Sets the LPUART instance baudrate.

This function configures the LPUART module baudrate. This function is used to update the LPUART module baudrate after the LPUART module is initialized by the LPUART_Init.

```
LPUART_SetBaudRate(LPUART1, 115200U, 200000000U);
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>baudRate_Bps</i>	LPUART baudrate to be set.
<i>srcClock_Hz</i>	LPUART clock source frequency in HZ.

Return values

<i>kStatus_LPUART_BaudrateNotSupport</i>	Baudrate is not supported in the current clock source.
<i>kStatus_Success</i>	Set baudrate succeeded.

12.14.4.5 LPUART_GetStatusFlags()

```
uint32_t LPUART_GetStatusFlags (
    LPUART_Type * base )
```

Gets LPUART status flags.

This function gets all LPUART status flags. The flags are returned as the logical OR value of the enumerators [_lpuart_flags](#). To check for a specific status, compare the return value with enumerators in the [_lpuart_flags](#). For example, to check whether the TX is empty:

```
if (kLPUART_TxDataRegEmptyFlag & LPUART_GetStatusFlags(LPUART1))
{
    ...
}
```

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

LPUART status flags which are ORed by the enumerators in the [_lpuart_flags](#).

12.14.4.6 LPUART_ClearStatusFlags()

```
status_t LPUART_ClearStatusFlags (
    LPUART_Type * base,
    uint32_t mask )
```

Clears status flags with a provided mask.

This function clears LPUART status flags with a provided mask. Automatically cleared flags can't be cleared by this function. Flags that can only cleared or set by hardware are: kLPUART_TxDataRegEmptyFlag, kLPUART_TransmissionCompleteFlag, kLPUART_RxDataRegFullFlag, kLPUART_RxActiveFlag, kLPUART_NoiseErrorInRxDataRegFlag, kLPUART_ParityErrorInRxDataRegFlag, kLPUART_TxFifoEmptyFlag, kLPUART_RxFifoEmptyFlag. Note: This API should be called when the Tx/Rx is idle, otherwise it takes no effects.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	the status flags to be cleared. The user can use the enumerators in the _lpuart_status_flag_t to do the OR operation and get the mask.

Returns

0 succeed, others failed.

Return values

<i>kStatus_LPUART_FlagCannotClearManually</i>	The flag can't be cleared by this function but it is cleared automatically by hardware.
<i>kStatus_Success</i>	Status in the mask are cleared.

12.14.4.7 LPUART_EnableInterrupts()

```
void LPUART_EnableInterrupts (
    LPUART_Type * base,
    uint32_t mask )
```

Enables LPUART interrupts according to a provided mask.

This function enables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See the [_lpuart_interrupt_enable](#). This examples shows how to enable TX empty interrupt and RX full interrupt:

```
LPUART_EnableInterrupts(LPUART1, kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_RxDataRegFullInterruptEnable);
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to enable. Logical OR of _uart_interrupt_enable .

12.14.4.8 LPUART_DisableInterrupts()

```
void LPUART_DisableInterrupts (
    LPUART_Type * base,
    uint32_t mask )
```

Disables LPUART interrupts according to a provided mask.

This function disables the LPUART interrupts according to a provided mask. The mask is a logical OR of enumeration members. See [_lpuart_interrupt_enable](#). This example shows how to disable the TX empty interrupt and RX full interrupt:

```
LPUART_DisableInterrupts(LPUART1, kLPUART_TxDataRegEmptyInterruptEnable | kLPUART_RxDataRegFullInterruptEnable);
```

Parameters

<i>base</i>	LPUART peripheral base address.
<i>mask</i>	The interrupts to disable. Logical OR of _lpuart_interrupt_enable .

12.14.4.9 LPUART_GetEnabledInterrupts()

```
uint32_t LPUART_GetEnabledInterrupts (
    LPUART_Type * base )
```

Gets enabled LPUART interrupts.

This function gets the enabled LPUART interrupts. The enabled interrupts are returned as the logical OR value of the enumerators [_lpuart_interrupt_enable](#). To check a specific interrupt enable status, compare the return value with enumerators in [_lpuart_interrupt_enable](#). For example, to check whether the TX empty interrupt is enabled:

```
uint32_t enabledInterrupts = LPUART_GetEnabledInterrupts(LPUART1);
if (kLPUART_TxDataRegEmptyInterruptEnable & enabledInterrupts)
{
    ...
}
```

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

LPUART interrupt flags which are logical OR of the enumerators in [_lpuart_interrupt_enable](#).

12.14.4.10 LPUART_EnableTx()

```
static void LPUART_EnableTx (
    LPUART_Type * base,
    bool enable ) [inline], [static]
```

Enables or disables the LPUART transmitter.

This function enables or disables the LPUART transmitter.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

12.14.4.11 LPUART_EnableRx()

```
static void LPUART_EnableRx (
    LPUART_Type * base,
    bool enable ) [inline], [static]
```

Enables or disables the LPUART receiver.

This function enables or disables the LPUART receiver.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>enable</i>	True to enable, false to disable.

12.14.4.12 LPUART_WriteByte()

```
static void LPUART_WriteByte (
    LPUART_Type * base,
    uint8_t data ) [inline], [static]
```

Writes to the transmitter register.

This function writes data to the transmitter register directly. The upper layer must ensure that the TX register is empty or that the TX FIFO has room before calling this function.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Data write to the TX register.

12.14.4.13 LPUART_ReadByte()

```
static uint8_t LPUART_ReadByte (
    LPUART_Type * base ) [inline], [static]
```

Reads the RX register.

This function reads data from the receiver register directly. The upper layer must ensure that the RX register is full or that the TX FIFO has data before calling this function.

Parameters

<i>base</i>	LPUART peripheral base address.
-------------	---------------------------------

Returns

Data read from data register.

12.14.4.14 LPUART_WriteBlocking()

```
void LPUART_WriteBlocking (
    LPUART_Type * base,
    const uint8_t * data,
    size_t length )
```

Writes to transmitter register using a blocking method.

This function polls the transmitter register, waits for the register to be empty or for TX FIFO to have room and then writes data to the transmitter buffer.

Note

This function does not check whether all data has been sent out to the bus. Before disabling the transmitter, check the `kLPUART_TransmissionCompleteFlag` to ensure that the transmit is finished.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the data to write.
<i>length</i>	Size of the data to write.

12.14.4.15 LPUART_ReadBlocking()

```
status_t LPUART_ReadBlocking (
    LPUART_Type * base,
    uint8_t * data,
    size_t length )
```

Reads the RX data register using a blocking method.

This function polls the RX register, waits for the RX register full or RX FIFO has data then reads data from the TX register.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>data</i>	Start address of the buffer to store the received data.
<i>length</i>	Size of the buffer.

Return values

<i>kStatus_LPUART_RxHardwareOverrun</i>	Receiver overrun happened while receiving data.
<i>kStatus_LPUART_NoiseError</i>	Noise error happened while receiving data.
<i>kStatus_LPUART_FramingError</i>	Framing error happened while receiving data.
<i>kStatus_LPUART_ParityError</i>	Parity error happened while receiving data.
<i>kStatus_Success</i>	Successfully received all data.

12.14.4.16 LPUART_TransferCreateHandle()

```
void LPUART_TransferCreateHandle (
    LPUART_Type * base,
    lpuart_handle_t * handle,
```

```
lpuart_transfer_callback_t callback,
void * userData )
```

Initializes the LPUART handle.

This function initializes the LPUART handle, which can be used for other LPUART transactional APIs. Usually, for a specified LPUART instance, call this API once to get the initialized handle.

The LPUART driver supports the "background" receiving, which means that user can set up an RX ring buffer optionally. Data received is stored into the ring buffer even when the user doesn't call the [LPUART_TransferReceiveNonBlocking\(\)](#) API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly. The ring buffer is disabled if passing NULL as `ringBuffer`.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>callback</i>	Callback function.
<i>userData</i>	User data.

12.14.4.17 LPUART_TransferSendNonBlocking()

```
status_t LPUART_TransferSendNonBlocking (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    lpuart_transfer_t * xfer )
```

Transmits a buffer of data using the interrupt method.

This function send data using an interrupt method. This is a non-blocking function, which returns directly without waiting for all data written to the transmitter register. When all data is written to the TX register in the ISR, the LPUART driver calls the callback function and passes the [kStatus_LPUART_TxIdle](#) as status parameter.

Note

The `kStatus_LPUART_TxIdle` is passed to the upper layer when all data are written to the TX register. However, there is no check to ensure that all the data sent out. Before disabling the TX, check the `kLPUART_TransmissionCompleteFlag` to ensure that the transmit is finished.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see lpuart_transfer_t .

Return values

<i>kStatus_Success</i>	Successfully start the data transmission.
------------------------	---

Return values

<i>kStatus_LPUART_TxBusy</i>	Previous transmission still not finished, data not all written to the TX register.
<i>kStatus_InvalidArgument</i>	Invalid argument.

12.14.4.18 LPUART_TransferStartRingBuffer()

```
void LPUART_TransferStartRingBuffer (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    uint8_t * ringBuffer,
    size_t ringBufferSize )
```

Sets up the RX ring buffer.

This function sets up the RX ring buffer to a specific UART handle.

When the RX ring buffer is used, data received is stored into the ring buffer even when the user doesn't call the `UART_TransferReceiveNonBlocking()` API. If there is already data received in the ring buffer, the user can get the received data from the ring buffer directly.

Note

When using RX ring buffer, one byte is reserved for internal use. In other words, if `ringBufferSize` is 32, then only 31 bytes are used for saving data.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>ringBuffer</i>	Start address of ring buffer for background receiving. Pass NULL to disable the ring buffer.
<i>ringBufferSize</i>	size of the ring buffer.

12.14.4.19 LPUART_TransferStopRingBuffer()

```
void LPUART_TransferStopRingBuffer (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

Abort the background transfer and uninstall the ring buffer.

This function aborts the background transfer and uninstalls the ring buffer.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

12.14.4.20 LPUART_TransferAbortSend()

```
void LPUART_TransferAbortSend (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

Aborts the interrupt-driven data transmit.

This function aborts the interrupt driven data sending. The user can get the remainBtyes to find out how many bytes are still not sent out.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

12.14.4.21 LPUART_TransferGetSendCount()

```
status_t LPUART_TransferGetSendCount (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    uint32_t * count )
```

Get the number of bytes that have been written to LPUART TX register.

This function gets the number of bytes that have been written to LPUART TX register by interrupt method.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Send bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No send in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

12.14.4.22 LPUART_TransferReceiveNonBlocking()

```
status_t LPUART_TransferReceiveNonBlocking (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    lpuart_transfer_t * xfer,
    size_t * receivedBytes )
```

Receives a buffer of data using the interrupt method.

This function receives data using an interrupt method. This is a non-blocking function which returns without waiting to ensure that all data are received. If the RX ring buffer is used and not empty, the data in the ring buffer is copied and the parameter `receivedBytes` shows how many bytes are copied from the ring buffer. After copying, if the data in the ring buffer is not enough for read, the receive request is saved by the LPUART driver. When the new data arrives, the receive request is serviced first. When all data is received, the LPUART driver notifies the upper layer through a callback function and passes a status parameter `kStatus_UART_RxIdle`. For example, the upper layer needs 10 bytes but there are only 5 bytes in ring buffer. The 5 bytes are copied to `xfer->data`, which returns with the parameter `receivedBytes` set to 5. For the remaining 5 bytes, the newly arrived data is saved from `xfer->data[5]`. When 5 bytes are received, the LPUART driver notifies the upper layer. If the RX ring buffer is not enabled, this function enables the RX and RX interrupt to receive data to `xfer->data`. When all data is received, the upper layer is notified.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>xfer</i>	LPUART transfer structure, see <code>#uart_transfer_t</code> .
<i>receivedBytes</i>	Bytes received from the ring buffer directly.

Return values

<i>kStatus_Success</i>	Successfully queue the transfer into the transmit queue.
<i>kStatus_LPUART_RxBusy</i>	Previous receive request is not finished.
<i>kStatus_InvalidArgument</i>	Invalid argument.

12.14.4.23 LPUART_TransferAbortReceive()

```
void LPUART_TransferAbortReceive (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

Aborts the interrupt-driven data receiving.

This function aborts the interrupt-driven data receiving. The user can get the `remainBytes` to find out how many bytes not received yet.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

12.14.4.24 LPUART_TransferGetReceiveCount()

```
status_t LPUART_TransferGetReceiveCount (
    LPUART_Type * base,
    lpuart_handle_t * handle,
    uint32_t * count )
```

Get the number of bytes that have been received.

This function gets the number of bytes that have been received.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.
<i>count</i>	Receive bytes count.

Return values

<i>kStatus_NoTransferInProgress</i>	No receive in progress.
<i>kStatus_InvalidArgument</i>	Parameter is invalid.
<i>kStatus_Success</i>	Get successfully through the parameter <i>count</i> ;

12.14.4.25 LPUART_TransferHandleIRQ()

```
void LPUART_TransferHandleIRQ (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

LPUART IRQ handle function.

This function handles the LPUART transmit and receive IRQ request.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

12.14.4.26 LPUART_TransferHandleErrorIRQ()

```
void LPUART_TransferHandleErrorIRQ (
    LPUART_Type * base,
    lpuart_handle_t * handle )
```

LPUART Error IRQ handle function.

This function handles the LPUART error IRQ request.

Parameters

<i>base</i>	LPUART peripheral base address.
<i>handle</i>	LPUART handle pointer.

12.15 LPUART DMA Driver

12.16 LPUART eDMA Driver

12.17 LPUART μ COS/II Driver

12.18 LPUART μ COS/III Driver

12.19 LPUART FreeRTOS Driver

12.20 (DRV) Power Management IC Driver

Module for the PMIC driver.

Files

- file [fsl_pmic.h](#)

Data Structures

- struct [pmic_version_t](#)
Structure for ID and Revision of PMIC.

Macros

- `#define PMIC_SET_VOLTAGE dynamic\_pmic\_set\_voltage`
- `#define PMIC_GET_VOLTAGE dynamic\_pmic\_get\_voltage`
- `#define PMIC_SET_MODE dynamic\_pmic\_set\_mode`
- `#define PMIC_GET_MODE dynamic\_pmic\_get\_mode`
- `#define PMIC_IRQ_SERVICE dynamic\_pmic\_irq\_service`
- `#define PMIC_REGISTER_ACCESS dynamic\_pmic\_register\_access`
- `#define GET_PMIC_VERSION dynamic\_get\_pmic\_version`
- `#define GET_PMIC_TEMP dynamic\_get\_pmic\_temp`
- `#define SET_PMIC_TEMP_ALARM dynamic\_set\_pmic\_temp\_alarm`
- `#define i2c_error_flags`

Typedefs

- typedef [uint8_t](#) [pmic_id_t](#)
This type is used to declare which PMIC to address.

Functions

- [sc_err_t](#) [dynamic_pmic_set_voltage](#) ([pmic_id_t](#) id, [uint32_t](#) pmic_reg, [uint32_t](#) vol_mv, [uint32_t](#) mode_to_set)
This function sets the voltage of a corresponding voltage regulator for the supported PMIC types.
- [sc_err_t](#) [dynamic_pmic_get_voltage](#) ([pmic_id_t](#) id, [uint32_t](#) pmic_reg, [uint32_t](#) *vol_mv, [uint32_t](#) mode_to_get)
This function gets the voltage on a corresponding voltage regulator of the PMIC.
- [sc_err_t](#) [dynamic_pmic_set_mode](#) ([pmic_id_t](#) id, [uint32_t](#) pmic_reg, [uint32_t](#) mode)
This function sets the mode of the specified regulator.
- [sc_err_t](#) [dynamic_pmic_get_mode](#) ([pmic_id_t](#) id, [uint32_t](#) pmic_reg, [uint32_t](#) *mode)
This function gets the mode of the specified regulator.
- [sc_bool_t](#) [dynamic_pmic_irq_service](#) ([pmic_id_t](#) id)
This function services the interrupt for the temp alarm.
- [sc_err_t](#) [dynamic_pmic_register_access](#) ([pmic_id_t](#) id, [uint32_t](#) address, [sc_bool_t](#) read_write, [uint8_t](#) *value)
This function allows access to individual registers of the PMIC.

- `pmic_version_t dynamic_get_pmic_version (pmic_id_t id)`
This function returns the device ID and revision for the PMIC.
- `uint32_t dynamic_get_pmic_temp (pmic_id_t id)`
This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.
- `uint32_t dynamic_set_pmic_temp_alarm (pmic_id_t id, uint32_t temp)`
This function sets the temp alarm for the PMIC in Celsius.
- `status_t i2c_write_sub (uint8_t device_addr, uint8_t reg, const void *data, uint32_t dataLength)`
This function is a simple write to an i2c register on the PMIC.
- `status_t i2c_write (uint8_t device_addr, uint8_t reg, const void *data, uint32_t dataLength)`
This function writes an i2c register on the PMIC device with clock management.
- `status_t i2c_read_sub (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`
This function is a simple read of an i2c register on the PMIC.
- `status_t i2c_read (uint8_t device_addr, uint8_t reg, void *data, uint32_t dataLength)`
This function reads an i2c register on the PMIC device with clock management.
- `status_t i2c_j1850_write (uint8_t device_addr, uint8_t reg, const void *data, uint8_t dataLength)`
- `status_t i2c_j1850_read (uint8_t device_addr, uint8_t reg, void *data, uint8_t dataLength)`
- `uint8_t pmic_get_device_id (uint8_t address)`
This function reads the register at address 0x0 for the Device ID.

Variables

- `uint8_t PMIC_TYPE`
Global PMIC type identifier.

Defines for supported PMIC devices

- `#define PMIC_NONE 0U`
- `#define PF100 1U`
- `#define PF8100 2U`
- `#define PF8200 3U`

Defines for PMIC configuration

- `#define PF100_DEV_ID 0x10U`
- `#define PF8100_DEV_ID 0x40U`
- `#define PF8200_DEV_ID 0x48U`
- `#define PF8X00_FAM_ID 0x40U`
- `#define PF8100_A0_REV 0x10U`
- `#define FAM_ID_MASK 0xF0U`

12.20.1 Detailed Description

Module for the PMIC driver.

It is an SDK driver for the PMIC module of i.MX devices. PMIC users should not call the PMIC driver functions directly. Instead, use the PMIC access macros. This allows for quick PMIC change and dynamic PMIC binding.

12.20.2 Macro Definition Documentation

12.20.2.1 i2c_error_flags

```
#define i2c_error_flags
```

Value:

```
(U32 (kLPI2C_MasterArbitrationLostFlag) | \
      U32 (kLPI2C_MasterFifoErrFlag) | \
      U32 (kLPI2C_MasterPinLowTimeoutFlag) | \
      U32 (kLPI2C_MasterDataMatchFlag) | \
      U32 (kLPI2C_MasterBusyFlag) | \
      U32 (kLPI2C_MasterBusBusyFlag))
```

12.20.3 Function Documentation

12.20.3.1 dynamic_pmic_set_voltage()

```
sc_err_t dynamic_pmic_set_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t vol_mv,
    uint32_t mode_to_set )
```

This function sets the voltage of a corresponding voltage regulator for the supported PMIC types.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator e.g pf8100_vregs_t
in	<i>vol_mv</i>	New voltage setpoint for the regulator in millivolts
in	<i>mode_to_set</i>	Which mode to change setpoint for. Refer to each PMIC for valid modes

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters

- SC_ERR_FAIL if writing the register failed

12.20.3.2 dynamic_pmic_get_voltage()

```
sc_err_t dynamic_pmic_get_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * vol_mv,
    uint32_t mode_to_get )
```

This function gets the voltage on a corresponding voltage regulator of the PMIC.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator e.g pf8100_vregs_t
out	<i>vol_mv</i>	pointer to return voltage in millivolts
in	<i>mode_to_get</i>	Mode for which to get the voltage. Refer to each PMIC for valid modes.

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters

12.20.3.3 dynamic_pmic_set_mode()

```
sc_err_t dynamic_pmic_set_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t mode )
```

This function sets the mode of the specified regulator.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; e.g pf8100_vregs_t
in	<i>mode</i>	mode to set the regulator; Refer to each PMIC for valid modes.

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters
- SC_ERR_FAIL if writing the register failed

12.20.3.4 dynamic_pmic_get_mode()

```
sc_err_t dynamic_pmic_get_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * mode )
```

This function gets the mode of the specified regulator.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; e.g pf8100_vregs_t
in	<i>mode</i>	pointer to return mode in raw hex form

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters
- SC_ERR_FAIL if writing the register failed

12.20.3.5 dynamic_pmic_irq_service()

```
sc_bool_t dynamic_pmic_irq_service (
    pmic_id_t id )
```

This function services the interrupt for the temp alarm.

Parameters

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

Returns

Returns SC_TRUE if there was a temperature interrupt to be cleared

12.20.3.6 dynamic_pmic_register_access()

```
sc_err_t dynamic_pmic_register_access (
    pmic_id_t id,
    uint32_t address,
    sc_bool_t read_write,
    uint8_t * value )
```

This function allows access to individual registers of the PMIC.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>address</i>	register address to access
in	<i>read_write</i>	bool indicating read(SC_FALSE/0) or write(SC_TRUE/1)
in, out	<i>value</i>	value to read or to set

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters

12.20.3.7 dynamic_get_pmic_version()

```
pmic_version_t dynamic_get_pmic_version (
    pmic_id_t id )
```

This function returns the device ID and revision for the PMIC.

Parameters

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

Returns

Returns a structure with the device ID and revision.

12.20.3.8 dynamic_get_pmic_temp()

```
uint32_t dynamic_get_pmic_temp (
    pmic_id_t id )
```

This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.

Parameters

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

Returns

returns the temp sensed by the PMIC in a UINT32 in Celsius

Note: Refer to Refer to each PMIC for temperature details

Return errors:

- SC_ERR_CONFIG if temperature monitor is not enabled

12.20.3.9 dynamic_set_pmic_temp_alarm()

```
uint32_t dynamic_set_pmic_temp_alarm (
    pmic_id_t id,
    uint32_t temp )
```

This function sets the temp alarm for the PMIC in Celsius.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>temp</i>	Temperature to set the alarm

Note: Refer to Refer to each PMIC for temperature details

Returns

Returns the temperature that the alarm is set to in Celsius

12.20.3.10 i2c_write_sub()

```
status_t i2c_write_sub (
    uint8_t device_addr,
    uint8_t reg,
    const void * data,
    uint32_t dataLength )
```

This function is a simple write to an i2c register on the PMIC.

Parameters

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
in	<i>data</i>	data to be written
in	<i>dataLength</i>	length of data to be written

Returns

Returns the status of the write (success = kStatus_Success)

Return errors

- kStatus_Fail if any of the transactions failed

Note there is no clock management in this function

12.20.3.11 i2c_write()

```
status_t i2c_write (
    uint8_t device_addr,
    uint8_t reg,
    const void * data,
    uint32_t dataLength )
```

This function writes an i2c register on the PMIC device with clock management.

Parameters

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
in	<i>data</i>	data to be written
in	<i>dataLength</i>	length of data to be written

Returns

Returns the status of the write (success = kStatus_Success)

Return errors

- kStatus_Fail if any of the transactions failed

12.20.3.12 i2c_read_sub()

```
status_t i2c_read_sub (
    uint8_t device_addr,
    uint8_t reg,
    void * data,
    uint32_t dataLength )
```

This function is a simple read of an i2c register on the PMIC.

Parameters

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
out	<i>data</i>	data to be read
in	<i>dataLength</i>	length of data to be read

Returns

Returns the status of the read (success = kStatus_Success)

Return errors

- kStatus_Fail if any of the transactions failed

12.20.3.13 i2c_read()

```
status_t i2c_read (
    uint8_t device_addr,
    uint8_t reg,
    void * data,
    uint32_t dataLength )
```

This function reads an i2c register on the PMIC device with clock management.

Parameters

in	<i>device_addr</i>	I2C address of device
in	<i>reg</i>	address of register on device
out	<i>data</i>	data to be read
in	<i>dataLength</i>	length of data to be read

Returns

Returns the status of the read (success = kStatus_Success)

Return errors

- kStatus_Fail if any of the transactions failed

12.20.3.14 pmic_get_device_id()

```
uint8_t pmic_get_device_id (
    uint8_t address )
```

This function reads the register at address 0x0 for the Device ID.

Parameters

in	<i>address</i>	I2C address of device
----	----------------	-----------------------

Returns

Returns the device ID

Return Errors

- 0 if any error in the function

12.21 (DRV) PF100 Power Management IC Driver

Module for the PF100 PMIC driver.

Files

- file [fsl_pf100.h](#)

Typedefs

- typedef [uint8_t pf100_vol_regs_t](#)
This type is used to indicate which register to address.
- typedef [uint8_t sw_pmic_mode_t](#)
This type is used to indicate a switching regulator mode.
- typedef [uint8_t vgen_pmic_mode_t](#)
This type is used to indicate a VGEN (LDO) regulator mode.
- typedef [uint8_t sw_vmode_reg_t](#)
This type encodes which voltage mode register to set when calling [pf100_pmic_set_voltage\(\)](#).

Functions

- [pmic_version_t pf100_get_pmic_version \(pmic_id_t id\)](#)
This function returns the device ID and revision for the PF100 PMIC.
- [sc_err_t pf100_pmic_set_voltage \(pmic_id_t id, uint32_t pmic_reg, uint32_t vol_mv, uint32_t mode_to_set\)](#)
This function sets the voltage of a corresponding voltage regulator for the PF100 PMIC.
- [sc_err_t pf100_pmic_get_voltage \(pmic_id_t id, uint32_t pmic_reg, uint32_t *vol_mv, uint32_t mode_to_get\)](#)
This function gets the voltage on a corresponding voltage regulator for the PF100 PMIC.
- [sc_err_t pf100_pmic_set_mode \(pmic_id_t id, uint32_t pmic_reg, uint32_t mode\)](#)
This function sets the mode of the specified regulator.
- [uint32_t pf100_get_pmic_temp \(pmic_id_t id\)](#)
This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.
- [uint32_t pf100_set_pmic_temp_alarm \(pmic_id_t id, uint32_t temp\)](#)
This function sets the temp alarm for the PMIC in Celsius.
- [sc_err_t pf100_pmic_register_access \(pmic_id_t id, uint32_t address, sc_bool_t read_write, uint8_t *value\)](#)
- [sc_bool_t pf100_pmic_irq_service \(pmic_id_t id\)](#)
This function services the interrupt for the temp alarm.

Defines for pf100_vol_regs_t

- #define **SW1AB** 0x20U
Base register for SW1AB control.
- #define **SW1C** 0x2EU
Base register for SW1C control.
- #define **SW2** 0x35U
Base register for SW2 control.
- #define **SW3A** 0x3cU
Base register for SW3A control.
- #define **SW3B** 0x43U
Base register for SW3B control.
- #define **SW4** 0x4AU
Base register for SW4 control.
- #define **VGEN1** 0x6CU
Base register for VGEN1 control.
- #define **VGEN2** 0x6DU
Base register for VGEN2 control.
- #define **VGEN3** 0x6EU
Base register for VGEN3 control.
- #define **VGEN4** 0x6FU
Base register for VGEN4 control.
- #define **VGEN5** 0x70U
Base register for VGEN5 control.
- #define **VGEN6** 0x71U
Base register for VGEN6 control.

Defines for sw_pmic_mode_t

- #define **SW_MODE_OFF_STBY_OFF** 0x0U
Normal Mode: OFF, Standby Mode: OFF
- #define **SW_MODE_PWM_STBY_OFF** 0x1U
Normal Mode: PWM, Standby Mode: OFF
- #define **SW_MODE_PFM_STBY_OFF** 0x3U
Normal Mode: PFM, Standby Mode: OFF
- #define **SW_MODE_APS_STBY_OFF** 0x4U
Normal Mode: APS, Standby Mode: OFF
- #define **SW_MODE_PWM_STBY_PWM** 0x5U
Normal Mode: PWM, Standby Mode: PWM
- #define **SW_MODE_PWM_STBY_APS** 0x6U
Normal Mode: PWM, Standby Mode: APS
- #define **SW_MODE_APS_STBY_APS** 0x8U

Normal Mode: APS, Standby Mode: APS

- #define `SW_MODE_APS_STBY_PFM` 0xCU

Normal Mode: APS, Standby Mode: PFM

- #define `SW_MODE_PWM_STBY_PFM` 0xDU

Normal Mode: PWM, Standby Mode: PFM

Defines for `vgen_pmic_mode_t`

- #define `VGEN_MODE_OFF` (0x0U << 4U)
VGEN always OFF.
- #define `VGEN_MODE_ON` (0x1U << 4U)
VGEN always ON
- #define `VGEN_MODE_STBY_OFF` (0x3U << 4U)
VGEN Run: ON STBY: OFF.
- #define `VGEN_MODE_LP` (0x5U << 4U)
VGEN Run: LPWR STBY: LPWR.
- #define `VGEN_MODE_LP2` (0x7U << 4U)
VGEN Run: LPWR STBY: LPWR.

Defines for `sw_vmode_reg_t`

- #define `SW_RUN_MODE` 0U
SW run mode voltage
- #define `SW_STBY_MODE` 1U
SW standby mode voltage.
- #define `SW_OFF_MODE` 2U
SW off/sleep mode voltage.

12.21.1 Detailed Description

Module for the PF100 PMIC driver.

This is an SDK driver for the NXP PF100 PMIC. For more information, see the PF100 Datasheet.

12.21.2 Typedef Documentation

12.21.2.1 `pf100_vol_regs_t`

```
typedef uint8_t pf100_vol_regs_t
```

This type is used to indicate which register to address.

Refer to the PF100 Datasheet for the description of register.

12.21.2.2 `sw_pmic_mode_t`

```
typedef uint8_t sw_pmic_mode_t
```

This type is used to indicate a switching regulator mode.

Refer to the PF100 Datasheet for the description of each mode.

12.21.2.3 `vgen_pmic_mode_t`

```
typedef uint8_t vgen_pmic_mode_t
```

This type is used to indicate a VGEN (LDO) regulator mode.

Refer to the LDO control register description in the PF100 Datasheet for possible mode combinations.

12.21.2.4 `sw_vmode_reg_t`

```
typedef uint8_t sw_vmode_reg_t
```

This type encodes which voltage mode register to set when calling [pf100_pmic_set_voltage\(\)](#).

Possible modes are Run, Standby and Off/Sleep.

12.21.3 Function Documentation

12.21.3.1 `pf100_get_pmic_version()`

```
pmic_version_t pf100_get_pmic_version (
    pmic_id_t id )
```

This function returns the device ID and revision for the PF100 PMIC.

Parameters

<code>in</code>	<code>id</code>	I2C address of PMIC device
-----------------	-----------------	----------------------------

Returns

Returns a structure with the device ID and revision.

12.21.3.2 pf100_pmic_set_voltage()

```
sc_err_t pf100_pmic_set_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t vol_mv,
    uint32_t mode_to_set )
```

This function sets the voltage of a corresponding voltage regulator for the PF100 PMIC.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see pf100_vol_regs_t
in	<i>vol_mv</i>	New voltage setpoint for the regulator in millivolts
in	<i>mode_to_set</i>	Mode to set the voltage for run, standby and off; only applicable to switching regulators, ignored otherwise; see sw_vmode_reg_t

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters
- SC_ERR_FAIL if writing the register failed

12.21.3.3 pf100_pmic_get_voltage()

```
sc_err_t pf100_pmic_get_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * vol_mv,
    uint32_t mode_to_get )
```

This function gets the voltage on a corresponding voltage regulator for the PF100 PMIC.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see pf8100_vregs_t
out	<i>vol_mv</i>	pointer to return voltage in millivolts
in	<i>mode_to_get</i>	Mode to get the voltage for run, standby and off; only applicable to switching regulators, ignored otherwise; see sw_vmode_reg_t

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters

12.21.3.4 pf100_pmic_set_mode()

```
sc_err_t pf100_pmic_set_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t mode )
```

This function sets the mode of the specified regulator.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see pf100_vol_regs_t
in	<i>mode</i>	mode to set the regulator; see vgen_pmic_mode_t and sw_pmic_mode_t

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters
- SC_ERR_FAIL if writing the register failed

12.21.3.5 pf100_get_pmic_temp()

```
uint32_t pf100_get_pmic_temp (
    pmic_id_t id )
```

This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.

Parameters

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

Returns

returns the temp sensed by the PMIC in a UINT32 in Celsius

Return errors:

- SC_ERR_CONFIG if temperature monitor is not enabled

Note PMIC PF100 temp is returned as the highest temp sensor enabled.

12.21.3.6 pf100_set_pmic_temp_alarm()

```
uint32_t pf100_set_pmic_temp_alarm (  
    pmic_id_t id,  
    uint32_t temp )
```

This function sets the temp alarm for the PMIC in Celsius.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>temp</i>	Temperature to set the alarm

Note the granularity for PF100 PMIC only allows the following values: 110 120 125 130 135

Returns

Returns the temperature that the alarm is set to in Celsius

12.21.3.7 pf100_pmic_irq_service()

```
sc_bool_t pf100_pmic_irq_service (  
    pmic_id_t id )
```

This function services the interrupt for the temp alarm.

Parameters

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

Returns

Returns SC_TRUE if there was a temperature interrupt to be cleared

12.22 (DRV) PF8100 Power Management IC Driver

Module for the PF8100 PMIC driver.

Files

- file [fsl_pf8100.h](#)

Macros

- `#define I2C_WRITE i2c_write`
- `#define I2C_READ i2c_read`

Typedefs

- typedef [uint8_t pf8100_vregs_t](#)
This type is used to indicate which register to address.
- typedef [uint8_t sw_mode_t](#)
This type is used to indicate a switching regulator mode.
- typedef [uint8_t ldo_mode_t](#)
This type is used to indicate an LDO regulator mode.
- typedef [uint8_t vmode_reg_t](#)
This type is used to indicate a Switching regulator voltage setpoint.

Functions

- [pmic_version_t pf8100_get_pmic_version \(pmic_id_t id\)](#)
This function returns the device ID and revision for the PF8100 PMIC.
- [sc_err_t pf8100_pmic_set_voltage \(pmic_id_t id, uint32_t pmic_reg, uint32_t vol_mv, uint32_t mode_to_set\)](#)
This function sets the voltage of a corresponding voltage regulator for the PF8100 PMIC.
- [sc_err_t pf8100_pmic_get_voltage \(pmic_id_t id, uint32_t pmic_reg, uint32_t *vol_mv, uint32_t mode_to_get\)](#)
This function gets the voltage on a corresponding voltage regulator for the PF8100 PMIC.
- [sc_err_t pf8100_pmic_set_mode \(pmic_id_t id, uint32_t pmic_reg, uint32_t mode\)](#)
This function sets the mode of the specified regulator.
- [sc_err_t pf8100_pmic_get_mode \(pmic_id_t id, uint32_t pmic_reg, uint32_t *mode\)](#)
This function gets the mode of the specified regulator.
- [uint32_t pf8100_get_pmic_temp \(pmic_id_t id\)](#)
This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.
- [uint32_t pf8100_set_pmic_temp_alarm \(pmic_id_t id, uint32_t temp\)](#)
This function sets the temp alarm for the PMIC in Celsius.
- [sc_err_t pf8100_pmic_register_access \(pmic_id_t id, uint32_t address, sc_bool_t read_write, uint8_t *value\)](#)
- [sc_bool_t pf8100_pmic_irq_service \(pmic_id_t id\)](#)
This function services the interrupt for the temp alarm.

Defines for pf8100_vregs_t

- `#define PF8100_SW1 0x4DU`
Base register for SW1 regulator control.
- `#define PF8100_SW2 0x55U`
Base register for SW2 regulator control.
- `#define PF8100_SW3 0x5DU`
Base register for SW3 regulator control.
- `#define PF8100_SW4 0x65U`
Base register for SW4 regulator control.
- `#define PF8100_SW5 0x6DU`
Base register for SW5 regulator control.
- `#define PF8100_SW6 0x75U`
Base register for SW6 regulator control.
- `#define PF8100_SW7 0x7DU`
Base register for SW7 regulator control.
- `#define PF8100_LDO1 0x85U`
Base register for LDO1 regulator control.
- `#define PF8100_LDO2 0x8BU`
Base register for LDO2 regulator control.
- `#define PF8100_LDO3 0x91U`
Base register for LDO3 regulator control.
- `#define PF8100_LDO4 0x97U`
Base register for LDO4 regulator control.

Defines for sw_mode_t

- `#define SW_RUN_OFF 0x0U`
Run mode: OFF.
- `#define SW_RUN_PWM 0x1U`
Run mode: PWM.
- `#define SW_RUN_PFM 0x2U`
Run mode: PFM.
- `#define SW_RUN_ASM 0x3U`
Run mode: ASM.
- `#define SW_STBY_OFF (0x0U << 2U)`
Standby mode: OFF.
- `#define SW_STBY_PWM (0x1U << 2U)`
Standby mode: PWM.
- `#define SW_STBY_PFM (0x2U << 2U)`
Standby mode: PFM.
- `#define SW_STBY_ASM (0x3U << 2U)`
Standby mode: ASM.

Defines for ldo_mode_t

- #define `RUN_OFF_STBY_OFF` 0x0U
Run mode: OFF, Standby mode: OFF.
- #define `RUN_OFF_STBY_EN` 0x1U
Run mode: OFF, Standby mode: ON
- #define `RUN_EN_STBY_OFF` 0x2U
Run mode: ON, Standby mode: OFF.
- #define `RUN_EN_STBY_EN` 0x3U
Run mode: ON, Standby mode: ON
- #define `VSELECT_EN` 0x8U
Enable VSELECT input pin for LDO 2 only.

Defines for vmode_reg_t

- #define `REG_STBY_MODE` 0U
- #define `REG_RUN_MODE` 1U

12.22.1 Detailed Description

Module for the PF8100 PMIC driver.

This is an SDK driver for the NXP PF8100 PMIC. For more information, see the PF8100 Datasheet.

12.22.2 Typedef Documentation

12.22.2.1 pf8100_vregs_t

```
typedef uint8_t pf8100_vregs_t
```

This type is used to indicate which register to address.

Refer to the PF8100 Datasheet for the description of register.

12.22.2.2 sw_mode_t

```
typedef uint8_t sw_mode_t
```

This type is used to indicate a switching regulator mode.

Refer to the PF8100 Datasheet for the description of each mode.

These modes are used in combination to designate a run and standby mode i.e. (`SW_RUN_PWM` | `SW_STBY_OFF`).

12.22.2.3 ldo_mode_t

```
typedef uint8_t ldo_mode_t
```

This type is used to indicate an LDO regulator mode.

Refer to the PF8100 Datasheet for the description of each mode.

12.22.2.4 vmode_reg_t

```
typedef uint8_t vmode_reg_t
```

This type is used to indicate a Switching regulator voltage setpoint.

Refer to the PF8100 Datasheet for the description of each mode.

12.22.3 Function Documentation

12.22.3.1 pf8100_get_pmic_version()

```
pmic_version_t pf8100_get_pmic_version (
    pmic_id_t id )
```

This function returns the device ID and revision for the PF8100 PMIC.

Parameters

in	id	I2C address of PMIC device
----	----	----------------------------

Returns

Returns a structure with the device ID and revision.

12.22.3.2 pf8100_pmic_set_voltage()

```
sc_err_t pf8100_pmic_set_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t vol_mv,
    uint32_t mode_to_set )
```

This function sets the voltage of a corresponding voltage regulator for the PF8100 PMIC.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see pf8100_vregs_t
in	<i>vol_mv</i>	New voltage setpoint for the regulator in millivolts
in	<i>mode_to_set</i>	Mode to set the voltage for run (RUN or STANDBY)

Returns

Returns an error code (SC_ERR_NONE = success)

Note *mode_to_set* is SC_TRUE for RUN and SC_FALSE for STANDBY.

Return errors:

- SC_ERR_PARM if invalid parameters
- SC_ERR_FAIL if writing the register failed

12.22.3.3 pf8100_pmic_get_voltage()

```
sc_err_t pf8100_pmic_get_voltage (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * vol_mv,
    uint32_t mode_to_get )
```

This function gets the voltage on a corresponding voltage regulator for the PF8100 PMIC.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see pf8100_vregs_t
out	<i>vol_mv</i>	pointer to return voltage in millivolts
in	<i>mode_to_get</i>	Mode to get the voltage for (RUN or STANDBY)

Returns

Returns an error code (SC_ERR_NONE = success)

Note *mode_to_get* is SC_TRUE for RUN and SC_FALSE for STANDBY.

Return errors:

- SC_ERR_PARM if invalid parameters

12.22.3.4 pf8100_pmic_set_mode()

```

sc_err_t pf8100_pmic_set_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t mode )

```

This function sets the mode of the specified regulator.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see pf8100_vregs_t
in	<i>mode</i>	mode to set the regulator; see sw_mode_t and ldo_mode_t

Note SW modes are used in combination to designate a run and standby mode i.e. (SW_RUN_PWM | SW_STBY_OFF).

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters
- SC_ERR_FAIL if writing the register failed

12.22.3.5 pf8100_pmic_get_mode()

```

sc_err_t pf8100_pmic_get_mode (
    pmic_id_t id,
    uint32_t pmic_reg,
    uint32_t * mode )

```

This function gets the mode of the specified regulator.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>pmic_reg</i>	Register corresponding to regulator; see pf8100_vregs_t
out	<i>mode</i>	pointer to return mode in raw hex form

Note SW modes are used in combination to designate a run and standby mode i.e. (SW_RUN_PWM | SW_STBY_OFF).

Returns

Returns an error code (SC_ERR_NONE = success)

Return errors:

- SC_ERR_PARM if invalid parameters
- SC_ERR_FAIL if writing the register failed

12.22.3.6 pf8100_get_pmic_temp()

```
uint32_t pf8100_get_pmic_temp (
    pmic_id_t id )
```

This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.

Parameters

in	<i>id</i>	I2C address of PMIC device
----	-----------	----------------------------

Returns

returns the temp sensed by the PMIC in a UINT32 in Celsius

Return errors:

- SC_ERR_CONFIG if temperature monitor is not enabled

Note PMIC PF100 temp is returned as the highest temp sensor enabled.

12.22.3.7 pf8100_set_pmic_temp_alarm()

```
uint32_t pf8100_set_pmic_temp_alarm (
    pmic_id_t id,
    uint32_t temp )
```

This function sets the temp alarm for the PMIC in Celsius.

Parameters

in	<i>id</i>	I2C address of PMIC device
in	<i>temp</i>	Temperature to set the alarm

Note the granularity for PF100 PMIC only allows the following values: 80 95 110 125 140 155

Returns

Returns the temperature that the alarm is set to in Celsius

12.22.3.8 pf8100_pmic_irq_service()

```
sc_bool_t pf8100_pmic_irq_service (  
    pmic_id_t id )
```

This function services the interrupt for the temp alarm.

Parameters

in	id	I2C address of PMIC device
----	----	----------------------------

Returns

Returns SC_TRUE if the temperature interrupt was cleared

12.23 (DRV) Secure Non-Volatile Storage Driver

Module for the SNVS driver.

Files

- file [fsl_snvs.h](#)

Typedefs

- typedef [uint8_t snvs_btn_config_t](#)
This type is used configure the button active state.
- typedef [uint8_t snvs_btn_on_time_t](#)
This type is used configure the button on time.
- typedef [uint8_t snvs_btn_debounce_t](#)
This type is used configure the button debounce time.
- typedef [uint8_t snvs_btn_press_time_t](#)
This type is used configure the button press time.

Defines for snvs_btn_config_t

- #define **SNVS_DRV_BTN_CONFIG_ACTIVELOW** 0U
- #define **SNVS_DRV_BTN_CONFIG_ACTIVEHIGH** 1U
- #define **SNVS_DRV_BTN_CONFIG_RISINGEDGE** 2U
- #define **SNVS_DRV_BTN_CONFIG_FALLINGEDGE** 3U
- #define **SNVS_DRV_BTN_CONFIG_ANYEDGE** 4U

Defines for snvs_btn_on_time_t

- #define **SNVS_DRV_BTN_ON_50MS** 0U
- #define **SNVS_DRV_BTN_ON_100MS** 1U
- #define **SNVS_DRV_BTN_ON_500MS** 2U
- #define **SNVS_DRV_BTN_ON_0MS** 3U

Defines for snvs_btn_debounce_t

- #define **SNVS_DRV_BTN_DEBOUNCE_50MS** 0U
- #define **SNVS_DRV_BTN_DEBOUNCE_100MS** 1U
- #define **SNVS_DRV_BTN_DEBOUNCE_500MS** 2U
- #define **SNVS_DRV_BTN_DEBOUNCE_0MS** 3U

Defines for snvs_btn_press_time_t

- #define **SNVS_DRV_BTN_PRESS_5S** 0U
- #define **SNVS_DRV_BTN_PRESS_10S** 1U
- #define **SNVS_DRV_BTN_PRESS_15S** 2U
- #define **SNVS_DRV_BTN_PRESS_OFF** 3U

Initialization Functions

- void **SNVS_Init** (boot_phase_t phase)

SRTC Functions

- [sc_err_t](#) **snvs_err**
SNVS error return.
- void **SNVS_PowerOff** (void)
Power off system.
- void **SNVS_SetSecureRtc** (uint32_t seconds)
Set the secure RTC.
- void **SNVS_GetSecureRtc** (uint32_t *seconds)
Get the secure RTC.
- void **SNVS_SetSecureRtcCalb** (int8_t count)
Set the secure RTC calibration value.
- void **SNVS_GetSecureRtcCalb** (int8_t *count)
Get the secure RTC calibration value.
- void **SNVS_SetSecureRtcAlarm** (uint32_t seconds)
Set secure RTC alarm.
- void **SNVS_GetSecureRtcAlarm** (uint32_t *seconds)
Get secure RTC alarm.
- void **SNVS_SetRtc** (uint32_t seconds)
Set the RTC.
- void **SNVS_GetRtc** (uint32_t *seconds)
Get the RTC.
- void **SNVS_SetRtcCalb** (int8_t count)
Set the RTC calibration value.
- void **SNVS_SetRtcAlarm** (uint32_t seconds)
Set RTC alarm.
- void **SNVS_GetRtcAlarm** (uint32_t *seconds)
Get RTC alarm.
- void **SNVS_ConfigButton** (snvs_btn_config_t config, [sc_bool_t](#) enable)
Configure the ON/OFF button.
- void **SNVS_ButtonTime** (snvs_btn_on_time_t on, [snvs_btn_debounce_t](#) debounce, [snvs_btn_press_time_t](#) press)
Configure the ON/OFF button timing parameters.
- [sc_bool_t](#) **SNVS_GetButtonStatus** (void)
Get button status.
- void **SNVS_ClearButtonIRQ** (void)
Clear button IRQ.
- void **SNVS_EnterLPM** (void)
Enter low power mode.
- void **SNVS_ExitLPM** (void)
Exit low power mode.
- [uint32_t](#) **SNVS_GetState** (void)
Get the SNVS System Security Monitor State (SSM).

- void [SNVS_SecurityViolation_IRQHandler](#) (void)
SNVS security violation IRQ handler.
- void [SNVS_PowerOff_IRQHandler](#) (void)
SNVS power off IRQ handler.
- [uint32_t](#) [SNVS_ReadGP](#) ([uint8_t](#) idx)
Read a GP register.
- void [SNVS_WriteGP](#) ([uint8_t](#) idx, [uint32_t](#) val)
Write a GP register.

12.23.1 Detailed Description

Module for the SNVS driver.

It is an SDK driver for the SNVS module of Kinetis/i.MX devices.

12.23.2 Function Documentation

12.23.2.1 SNVS_PowerOff()

```
void SNVS_PowerOff (
    void )
```

Power off system.

This function asserts the signal to the PMIC to force a power off.

Examples

[board.c](#).

12.23.2.2 SNVS_SetSecureRtc()

```
void SNVS_SetSecureRtc (
    uint32\_t seconds )
```

Set the secure RTC.

This function sets the secure RTC.

Parameters

<i>seconds</i>	time to set.
----------------	--------------

12.23.2.3 SNVS_GetSecureRtc()

```
void SNVS_GetSecureRtc (
    uint32_t * seconds )
```

Get the secure RTC.

This function returns the secure RTC time.

Parameters

<i>seconds</i>	pointer to return seconds.
----------------	----------------------------

12.23.2.4 SNVS_SetSecureRtcCalb()

```
void SNVS_SetSecureRtcCalb (
    int8_t count )
```

Set the secure RTC calibration value.

This function sets the secure RTC calibration value. See the SNVS section of the SRM for more info.

Parameters

<i>count</i>	counts to add/subtract per 32768 ticks.
--------------	---

12.23.2.5 SNVS_GetSecureRtcCalb()

```
void SNVS_GetSecureRtcCalb (
    int8_t * count )
```

Get the secure RTC calibration value.

This function returns the secure RTC calibration value. See the SNVS section of the SRM for more info.

Parameters

<i>count</i>	pointer to return count.
--------------	--------------------------

12.23.2.6 SNVS_SetSecureRtcAlarm()

```
void SNVS_SetSecureRtcAlarm (
    uint32_t seconds )
```

Set secure RTC alarm.

This function sets the secure RTC alarm and enables it.

Parameters

<i>seconds</i>	alarm to set.
----------------	---------------

If seconds=UINT32_MAX then disable alarm.

12.23.2.7 SNVS_GetSecureRtcAlarm()

```
void SNVS_GetSecureRtcAlarm (
    uint32_t * seconds )
```

Get secure RTC alarm.

This function returns the secure RTC alarm.

Parameters

<i>seconds</i>	pointer to return alarm.
----------------	--------------------------

12.23.2.8 SNVS_SetRtc()

```
void SNVS_SetRtc (
    uint32_t seconds )
```

Set the RTC.

This function sets the RTC.

Parameters

<i>seconds</i>	time to set.
----------------	--------------

12.23.2.9 SNVS_GetRtc()

```
void SNVS_GetRtc (
    uint32_t * seconds )
```


Get the RTC.

This function returns the RTC time.

Parameters

<i>seconds</i>	pointer to return seconds.
----------------	----------------------------

12.23.2.10 SNVS_SetRtcCalb()

```
void SNVS_SetRtcCalb (
    int8_t count )
```

Set the RTC calibration value.

This function sets the RTC calibration value. See the SNVS section of the SRM for more info.

Parameters

<i>count</i>	counts to add/subtract per 32768 ticks.
--------------	---

12.23.2.11 SNVS_SetRtcAlarm()

```
void SNVS_SetRtcAlarm (
    uint32_t seconds )
```

Set RTC alarm.

This function sets the RTC alarm and enables it.

Parameters

<i>seconds</i>	alarm to set.
----------------	---------------

If seconds=UINT32_MAX then disable alarm.

12.23.2.12 SNVS_GetRtcAlarm()

```
void SNVS_GetRtcAlarm (
    uint32_t * seconds )
```

Get RTC alarm.

This function returns the RTC alarm.

Parameters

<i>seconds</i>	pointer to return alarm.
----------------	--------------------------

12.23.2.13 SNVS_ConfigButton()

```
void SNVS_ConfigButton (
    snvs_btn_config_t config,
    sc_bool_t enable )
```

Configure the ON/OFF button.

This function configures the button detection and IRQ. See the SNVS section of the SRM for more info.

Parameters

<i>config</i>	button configuration (see BTN_CONFIG in SRM).
<i>enable</i>	button IRQ enable (see BTN_MASK in SRM).

Examples

[board.c](#).

12.23.2.14 SNVS_ButtonTime()

```
void SNVS_ButtonTime (
    snvs_btn_on_time_t on,
    snvs_btn_debounce_t debounce,
    snvs_btn_press_time_t press )
```

Configure the ON/OFF button timing parameters.

This function configures the button timing parameters. See the SNVS section of the SRM for more info.

Parameters

<i>on</i>	button turn on time (see ON_TIME in SRM).
<i>debounce</i>	button debounce time (see DEBOUNCE in SRM).
<i>press</i>	button turn off time (see BTN_PRESS_TIME in SRM).

12.23.2.15 SNVS_GetButtonStatus()

```
sc_bool_t SNVS_GetButtonStatus (
    void )
```

Get button status.

This function returns the status of the button. See the SNVS section of the SRM for more info. BTN in HPSR.

Examples

[board.c](#).

12.23.2.16 SNVS_ClearButtonIRQ()

```
void SNVS_ClearButtonIRQ (
    void )
```

Clear button IRQ.

This function clears a pending button IRQ.

Examples

[board.c](#).

12.23.2.17 SNVS_EnterLPM()

```
void SNVS_EnterLPM (
    void )
```

Enter low power mode.

This function prepares the SNVS for low power mode. It copies various data from the HP section to the LP section.

12.23.2.18 SNVS_ExitLPM()

```
void SNVS_ExitLPM (
    void )
```

Exit low power mode.

This function restores SNVS data from the LP section to the HP section.

12.23.2.19 SNVS_GetState()

```
uint32_t SNVS_GetState (
    void )
```

Get the SNVS System Security Monitor State (SSM).

This function returns the System Security Monitor State (SSM). See the SNVS section of the SRM for more info. SSM_ST in HPSR.

12.23.2.20 SNVS_SecurityViolation_IRQHandler()

```
void SNVS_SecurityViolation_IRQHandler (
    void )
```

SNVS security violation IRQ handler.

This function is called when the security violation IRQ is asserted.

12.23.2.21 SNVS_PowerOff_IRQHandler()

```
void SNVS_PowerOff_IRQHandler (
    void )
```

SNVS power off IRQ handler.

This function is called when the power off IRQ is asserted.

12.23.2.22 SNVS_ReadGP()

```
uint32_t SNVS_ReadGP (
    uint8_t idx )
```

Read a GP register.

This function is called read from one of the four GP registers.

12.23.2.23 SNVS_WriteGP()

```
void SNVS_WriteGP (
    uint8_t idx,
    uint32_t val )
```

Write a GP register.

This function is called write to one of the four GP registers.

12.24 (DRV) 32-bit Watchdog Timer Driver

Module for the WDOG32 driver.

Files

- file [fsl_wdog32.h](#)

Data Structures

- struct [wdog32_work_mode_t](#)
Defines WDOG32 work mode.
- struct [wdog32_config_t](#)
Describes WDOG32 configuration structure.

Enumerations

- enum [wdog32_clock_source_t](#) { [kWDOG32_ClockSource0](#) = 0U, [kWDOG32_ClockSource1](#) = 1U, [kWDOG32_ClockSource2](#) = 2U, [kWDOG32_ClockSource3](#) = 3U }
Describes WDOG32 clock source.
- enum [wdog32_clock_prescaler_t](#) { [kWDOG32_ClockPrescalerDivide1](#) = 0x0U, [kWDOG32_ClockPrescalerDivide256](#) = 0x1U }
Describes the selection of the clock prescaler.
- enum [wdog32_test_mode_t](#) { [kWDOG32_TestModeDisabled](#) = 0U, [kWDOG32_UserModeEnabled](#) = 1U, [kWDOG32_LowByteTest](#) = 2U, [kWDOG32_HighByteTest](#) = 3U }
Describes WDOG32 test mode.
- enum [_wdog32_interrupt_enable_t](#) { [kWDOG32_InterruptEnable](#) = WDOG_CS_INT_MASK }
WDOG32 interrupt configuration structure.
- enum [_wdog32_status_flags_t](#) { [kWDOG32_RunningFlag](#) = WDOG_CS_EN_MASK, [kWDOG32_InterruptFlag](#) = WDOG_CS_FLG_MASK }
WDOG32 status flags.

Driver version

- `#define FSL\_WDOG32\_DRIVER\_VERSION (MAKE_VERSION(2, 0, 0))`
WDOG32 driver version 2.0.0.

WDOG32 Initialization and De-initialization

- void [WDOG32_GetDefaultConfig](#) ([wdog32_config_t](#) *config)
Initializes the WDOG32 configuration structure.
- void [WDOG32_Init](#) (WDOG_Type *base, const [wdog32_config_t](#) *config)
Initializes the WDOG32 module.
- void [WDOG32_Deinit](#) (WDOG_Type *base)
De-initializes the WDOG32 module.

WDOG32 functional Operation

- static void [WDOG32_Enable](#) (WDOG_Type *base)
Enables the WDOG32 module.
- static void [WDOG32_Disable](#) (WDOG_Type *base)
Disables the WDOG32 module.
- static void [WDOG32_EnableInterrupts](#) (WDOG_Type *base, [uint32_t](#) mask)
Enables the WDOG32 interrupt.
- static void [WDOG32_DisableInterrupts](#) (WDOG_Type *base, [uint32_t](#) mask)
Disables the WDOG32 interrupt.
- static [uint32_t](#) [WDOG32_GetStatusFlags](#) (WDOG_Type *base)
Gets the WDOG32 all status flags.
- void [WDOG32_ClearStatusFlags](#) (WDOG_Type *base, [uint32_t](#) mask)
Clears the WDOG32 flag.
- static void [WDOG32_SetTimeoutValue](#) (WDOG_Type *base, [uint16_t](#) timeoutCount)
Sets the WDOG32 timeout value.
- static void [WDOG32_SetWindowValue](#) (WDOG_Type *base, [uint16_t](#) windowValue)
Sets the WDOG32 window value.
- static void [WDOG32_Unlock](#) (WDOG_Type *base)
Unlocks the WDOG32 register written.
- static void [WDOG32_Refresh](#) (WDOG_Type *base)
Refreshes the WDOG32 timer.
- static [uint16_t](#) [WDOG32_GetCounterValue](#) (WDOG_Type *base)
Gets the WDOG32 counter value.

12.24.1 Detailed Description

Module for the WDOG32 driver.

The KSDK provides a peripheral driver for the WDOG32 module of Kinetis devices.

12.24.2 Typical use case

```
wdog32_config_t config;
WDOG32_GetDefaultConfig(&config);
config.timeoutValue = 0x7ffU;
config.enableWindowMode = true;
config.windowValue = 0x1ffU;
WDOG32_Init(wdog_base, &config);
```

12.24.3 Enumeration Type Documentation

12.24.3.1 wdog32_clock_source_t

```
enum wdog32_clock_source_t
```

Describes WDOG32 clock source.

Enumerator

kWDOG32_ClockSource0	Clock source 0.
kWDOG32_ClockSource1	Clock source 1.
kWDOG32_ClockSource2	Clock source 2.
kWDOG32_ClockSource3	Clock source 3.

12.24.3.2 wdog32_clock_prescaler_t

```
enum wdog32_clock_prescaler_t
```

Describes the selection of the clock prescaler.

Enumerator

kWDOG32_ClockPrescalerDivide1	Divided by 1.
kWDOG32_ClockPrescalerDivide256	Divided by 256.

12.24.3.3 wdog32_test_mode_t

```
enum wdog32_test_mode_t
```

Describes WDOG32 test mode.

Enumerator

kWDOG32_TestModeDisabled	Test Mode disabled.
kWDOG32_UserModeEnabled	User Mode enabled.
kWDOG32_LowByteTest	Test Mode enabled, only low byte is used.
kWDOG32_HighByteTest	Test Mode enabled, only high byte is used.

12.24.3.4 _wdog32_interrupt_enable_t

```
enum _wdog32_interrupt_enable_t
```

WDOG32 interrupt configuration structure.

This structure contains the settings for all of the WDOG32 interrupt configurations.

Enumerator

kWDOG32_InterruptEnable	Interrupt is generated before forcing a reset.
-------------------------	--

12.24.3.5 _wdog32_status_flags_t

```
enum _wdog32_status_flags_t
```

WDOG32 status flags.

This structure contains the WDOG32 status flags for use in the WDOG32 functions.

Enumerator

kWDOG32_RunningFlag	Running flag, set when WDOG32 is enabled.
kWDOG32_InterruptFlag	Interrupt flag, set when interrupt occurs.

12.24.4 Function Documentation

12.24.4.1 WDOG32_GetDefaultConfig()

```
void WDOG32_GetDefaultConfig (  
    wdog32_config_t * config )
```

Initializes the WDOG32 configuration structure.

This function initializes the WDOG32 configuration structure to default values. The default values are:

```
wdog32Config->enableWdog32 = true;  
wdog32Config->clockSource = kWDOG32_ClockSource1;  
wdog32Config->prescaler = kWDOG32_ClockPrescalerDivide1;  
wdog32Config->workMode.enableWait = true;  
wdog32Config->workMode.enableStop = false;  
wdog32Config->workMode.enableDebug = false;  
wdog32Config->testMode = kWDOG32_TestModeDisabled;  
wdog32Config->enableUpdate = true;  
wdog32Config->enableInterrupt = false;  
wdog32Config->enableWindowMode = false;  
wdog32Config->windowValue = 0U;  
wdog32Config->timeoutValue = 0xFFFFU;
```

Parameters

<i>config</i>	Pointer to the WDOG32 configuration structure.
---------------	--

See also

[wdog32_config_t](#)

12.24.4.2 WDOG32_Init()

```
void WDOG32_Init (
    WDOG_Type * base,
    const wdog32_config_t * config )
```

Initializes the WDOG32 module.

This function initializes the WDOG32. To reconfigure the WDOG32 without forcing a reset first, enableUpdate must be set to true in the configuration.

Example:

```
wdog32_config_t config;
WDOG32_GetDefaultConfig(&config);
config.timeoutValue = 0x7ffU;
config.enableUpdate = true;
WDOG32_Init(wdog_base, &config);
```

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>config</i>	The configuration of the WDOG32.

12.24.4.3 WDOG32_Deinit()

```
void WDOG32_Deinit (
    WDOG_Type * base )
```

De-initializes the WDOG32 module.

This function shuts down the WDOG32. Ensure that the WDOG_CS.UPDATE is 1, which means that the register update is enabled.

Parameters

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

12.24.4.4 WDOG32_Enable()

```
static void WDOG32_Enable (
    WDOG_Type * base ) [inline], [static]
```

Enables the WDOG32 module.

This function writes a value into the WDOG_CS register to enable the WDOG32. The WDOG_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

12.24.4.5 WDOG32_Disable()

```
static void WDOG32_Disable (
    WDOG_Type * base ) [inline], [static]
```

Disables the WDOG32 module.

This function writes a value into the WDOG_CS register to disable the WDOG32. The WDOG_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

Examples

[board.c](#).

12.24.4.6 WDOG32_EnableInterrupts()

```
static void WDOG32_EnableInterrupts (
    WDOG_Type * base,
    uint32_t mask ) [inline], [static]
```

Enables the WDOG32 interrupt.

This function writes a value into the WDOG_CS register to enable the WDOG32 interrupt. The WDOG_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The interrupts to enable. The parameter can be a combination of the following source if defined: kWDOG32_InterruptEnable

12.24.4.7 WDOG32_DisableInterrupts()

```
static void WDOG32_DisableInterrupts (
    WDOG_Type * base,
    uint32_t mask ) [inline], [static]
```

Disables the WDOG32 interrupt.

This function writes a value into the WDOG_CS register to disable the WDOG32 interrupt. The WDOG_CS register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The interrupts to disabled. The parameter can be a combination of the following source if defined: • kWDOG32_InterruptEnable

12.24.4.8 WDOG32_GetStatusFlags()

```
static uint32_t WDOG32_GetStatusFlags (
    WDOG_Type * base ) [inline], [static]
```

Gets the WDOG32 all status flags.

This function gets all status flags.

Example to get the running flag:

```
uint32_t status;
status = WDOG32_GetStatusFlags(wdog_base) & kWDOG32_RunningFlag;
```

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

Returns

State of the status flag: asserted (true) or not-asserted (false).

See also

[_wdog32_status_flags_t](#)

- true: related status flag has been set.
- false: related status flag is not set.

12.24.4.9 WDOG32_ClearStatusFlags()

```
void WDOG32_ClearStatusFlags (
    WDOG_Type * base,
    uint32_t mask )
```

Clears the WDOG32 flag.

This function clears the WDOG32 status flag.

Example to clear an interrupt flag:

```
WDOG32_ClearStatusFlags(wdog_base, kWDOG32_InterruptFlag);
```

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>mask</i>	The status flags to clear. The parameter can be any combination of the following values: • kWDOG32_InterruptFlag

12.24.4.10 WDOG32_SetTimeoutValue()

```
static void WDOG32_SetTimeoutValue (
    WDOG_Type * base,
    uint16_t timeoutCount ) [inline], [static]
```

Sets the WDOG32 timeout value.

This function writes a timeout value into the WDOG_TOVAL register. The WDOG_TOVAL register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address
<i>timeoutCount</i>	WDOG32 timeout value, count of WDOG32 clock ticks.

Examples

[board.c](#).

12.24.4.11 WDOG32_SetWindowValue()

```
static void WDOG32_SetWindowValue (
    WDOG_Type * base,
    uint16_t windowValue ) [inline], [static]
```

Sets the WDOG32 window value.

This function writes a window value into the WDOG_WIN register. The WDOG_WIN register is a write-once register. Ensure that the WCT window is still open and this register has not been written in this WCT while the function is called.

Parameters

<i>base</i>	WDOG32 peripheral base address.
<i>windowValue</i>	WDOG32 window value.

12.24.4.12 WDOG32_Unlock()

```
static void WDOG32_Unlock (  
    WDOG_Type * base ) [inline], [static]
```

Unlocks the WDOG32 register written.

This function unlocks the WDOG32 register written.

Before starting the unlock sequence and following the configuration, disable the global interrupts. Otherwise, an interrupt could effectively invalidate the unlock sequence and the WCT may expire. After the configuration finishes, re-enable the global interrupts.

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

Examples

[board.c](#).

12.24.4.13 WDOG32_Refresh()

```
static void WDOG32_Refresh (  
    WDOG_Type * base ) [inline], [static]
```

Refreshes the WDOG32 timer.

This function feeds the WDOG32. This function should be called before the Watchdog timer is in timeout. Otherwise, a reset is asserted.

Parameters

<i>base</i>	WDOG32 peripheral base address
-------------	--------------------------------

12.24.4.14 WDOG32_GetCounterValue()

```
static uint16_t WDOG32_GetCounterValue (  
    WDOG_Type * base ) [inline], [static]
```

Gets the WDOG32 counter value.

This function gets the WDOG32 counter value.

Parameters

<i>base</i>	WDOG32 peripheral base address.
-------------	---------------------------------

Returns

Current WDOG32 counter value.

12.25 (SVC) Interrupt Service

Module for the Interrupt (IRQ) service.

Macros

- `#define SC_IRQ_NUM_GROUP 7U`
Number of groups.

Typedefs

- `typedef uint8_t sc_irq_group_t`
This type is used to declare an interrupt group.
- `typedef uint8_t sc_irq_temp_t`
This type is used to declare a bit mask of temp interrupts.
- `typedef uint8_t sc_irq_wdog_t`
This type is used to declare a bit mask of watchdog interrupts.
- `typedef uint8_t sc_irq_rtc_t`
This type is used to declare a bit mask of RTC interrupts.
- `typedef uint8_t sc_irq_wake_t`
This type is used to declare a bit mask of wakeup interrupts.

Functions

- `sc_err_t sc_irq_enable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)
This function enables/disables interrupts.
- `sc_err_t sc_irq_status` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)
This function returns the current interrupt status (regardless if masked).
- `sc_err_t irq_enable` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)
Internal SC function to enable/disable interrupts.
- `sc_err_t irq_status` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)
Internal SC function to get and clear interrupt status.

Defines for `sc_irq_group_t`

- `#define SC_IRQ_GROUP_TEMP 0U`
Temp interrupts.
- `#define SC_IRQ_GROUP_WDOG 1U`
Watchdog interrupts.
- `#define SC_IRQ_GROUP_RTC 2U`
RTC interrupts.
- `#define SC_IRQ_GROUP_WAKE 3U`
Wakeup interrupts.
- `#define SC_IRQ_GROUP_SYSCTR 4U`
System counter interrupts.
- `#define SC_IRQ_GROUP_REBOOTED 5U`
Partition reboot complete.
- `#define SC_IRQ_GROUP_REBOOT 6U`
Partition reboot starting.

Defines for `sc_irq_temp_t`

- `#define SC_IRQ_TEMP_HIGH (1UL << 0U)`
Temp alarm interrupt.
- `#define SC_IRQ_TEMP_CPU0_HIGH (1UL << 1U)`
CPU0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_CPU1_HIGH (1UL << 2U)`
CPU1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_GPU0_HIGH (1UL << 3U)`
GPU0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_GPU1_HIGH (1UL << 4U)`
GPU1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_DRC0_HIGH (1UL << 5U)`
DRC0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_DRC1_HIGH (1UL << 6U)`
DRC1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_VPU_HIGH (1UL << 7U)`
DRC1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_PMIC0_HIGH (1UL << 8U)`
PMIC0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_PMIC1_HIGH (1UL << 9U)`
PMIC1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_LOW (1UL << 10U)`
Temp alarm interrupt.
- `#define SC_IRQ_TEMP_CPU0_LOW (1UL << 11U)`
CPU0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_CPU1_LOW (1UL << 12U)`
CPU1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_GPU0_LOW (1UL << 13U)`
GPU0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_GPU1_LOW (1UL << 14U)`
GPU1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_DRC0_LOW (1UL << 15U)`
DRC0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_DRC1_LOW (1UL << 16U)`
DRC1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_VPU_LOW (1UL << 17U)`
DRC1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_PMIC0_LOW (1UL << 18U)`
PMIC0 temp alarm interrupt.
- `#define SC_IRQ_TEMP_PMIC1_LOW (1UL << 19U)`
PMIC1 temp alarm interrupt.
- `#define SC_IRQ_TEMP_PMIC2_HIGH (1UL << 20U)`
PMIC2 temp alarm interrupt.
- `#define SC_IRQ_TEMP_PMIC2_LOW (1UL << 21U)`
PMIC2 temp alarm interrupt.

Defines for `sc_irq_wdog_t`

- `#define SC_IRQ_WDOG (1U << 0U)`
Watchdog interrupt.

Defines for `sc_irq_rtc_t`

- `#define SC_IRQ_RTC (1U << 0U)`
RTC interrupt.

Defines for `sc_irq_wake_t`

- `#define SC_IRQ_BUTTON (1U << 0U)`
Button interrupt.
- `#define SC_IRQ_PAD (1U << 1U)`
Pad wakeup.
- `#define SC_IRQ_USR1 (1U << 2U)`
User defined 1.
- `#define SC_IRQ_USR2 (1U << 3U)`
User defined 2.
- `#define SC_IRQ_BC_PAD (1U << 4U)`
Pad wakeup (broadcast to all partitions)

Defines for `sc_irq_sysctr_t`

- `#define SC_IRQ_SYSCTR (1U << 0U)`
SYSCTR interrupt.

12.25.1 Detailed Description

Module for the Interrupt (IRQ) service.

12.25.2 Function Documentation**12.25.2.1 `sc_irq_enable()`**

```
sc_err_t sc_irq_enable (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t mask,
    sc_bool_t enable )
```

This function enables/disables interrupts.

If pending interrupts are unmasked, an interrupt will be triggered.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	MU channel
in	<i>group</i>	group the interrupts are in
in	<i>mask</i>	mask of interrupts to affect
in	<i>enable</i>	state to change interrupts to

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if group invalid

12.25.2.2 sc_irq_status()

```
sc_err_t sc_irq_status (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t * status )
```

This function returns the current interrupt status (regardless if masked).

Automatically clears pending interrupts.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	MU channel
in	<i>group</i>	groups the interrupts are in
in	<i>status</i>	status of interrupts

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if group invalid

The returned *status* may show interrupts pending that are currently masked.

12.25.2.3 irq_enable()

```
sc_err_t irq_enable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t mask,
    sc_bool_t enable )
```

Internal SC function to enable/disable interrupts.

See also

sc_irq_set_control().

12.25.2.4 irq_status()

```
sc_err_t irq_status (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_irq_group_t group,
    uint32_t * status )
```

Internal SC function to get and clear interrupt status.

See also

sc_irq_get_control().

12.26 (SVC) Security Service

Module for the Security (SECO) service.

Typedefs

- typedef [uint8_t](#) [sc_seco_auth_cmd_t](#)
This type is used to issue SECO authenticate commands.

Functions

- [sc_err_t](#) [seco_get_mp_key](#) ([sc_rm_pt_t](#) caller_pt, [sc_faddr_t](#) dst_addr, [uint16_t](#) dst_size)
Internal SC function to get manufacturing protection public key.
- [sc_err_t](#) [seco_update_mpmr](#) ([sc_rm_pt_t](#) caller_pt, [sc_faddr_t](#) addr, [uint8_t](#) size, [uint8_t](#) lock)
Internal SC function to update manufacturing protection message register.
- [sc_err_t](#) [seco_get_mp_sign](#) ([sc_rm_pt_t](#) caller_pt, [sc_faddr_t](#) msg_addr, [uint16_t](#) msg_size, [sc_faddr_t](#) dst_addr, [uint16_t](#) dst_size)
Internal SC function to get manufacturing protection signature.

Defines for [sc_seco_auth_cmd_t](#)

- #define [SC_SECO_AUTH_CONTAINER](#) 0U
Authenticate container.
- #define [SC_SECO_VERIFY_IMAGE](#) 1U
Verify image.
- #define [SC_SECO_REL_CONTAINER](#) 2U
Release container.
- #define [SC_SECO_AUTH_SECO_FW](#) 3U
SECO Firmware.
- #define [SC_SECO_AUTH_HDMI_TX_FW](#) 4U
HDMI TX Firmware.
- #define [SC_SECO_AUTH_HDMI_RX_FW](#) 5U
HDMI RX Firmware.

Image Functions

- [sc_err_t](#) [sc_seco_image_load](#) ([sc_ipc_t](#) ipc, [sc_faddr_t](#) addr_src, [sc_faddr_t](#) addr_dst, [uint32_t](#) len, [sc_bool_t](#) fw)
This function loads a SECO image.
- [sc_err_t](#) [sc_seco_authenticate](#) ([sc_ipc_t](#) ipc, [sc_seco_auth_cmd_t](#) cmd, [sc_faddr_t](#) addr)
This function is used to authenticate a SECO image or command.

Lifecycle Functions

- `sc_err_t sc_seco_forward_lifecycle` (`sc_ipc_t ipc`, `uint32_t change`)
This function updates the lifecycle of the device.
- `sc_err_t sc_seco_return_lifecycle` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
This function updates the lifecycle to one of the return lifecycles.
- `sc_err_t sc_seco_commit` (`sc_ipc_t ipc`, `uint32_t *info`)
This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

Attestation Functions

- `sc_err_t sc_seco_attest_mode` (`sc_ipc_t ipc`, `uint32_t mode`)
This function is used to set the attestation mode.
- `sc_err_t sc_seco_attest` (`sc_ipc_t ipc`, `uint64_t nonce`)
This function is used to request atestation.
- `sc_err_t sc_seco_get_attest_pkey` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
This function is used to retrieve the attestation public key.
- `sc_err_t sc_seco_get_attest_sign` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
This function is used to retrieve attestation signature and parameters.
- `sc_err_t sc_seco_attest_verify` (`sc_ipc_t ipc`, `sc_faddr_t addr`)
This function is used to verify attestation.

Key Functions

- `sc_err_t sc_seco_gen_key_blob` (`sc_ipc_t ipc`, `uint32_t id`, `sc_faddr_t load_addr`, `sc_faddr_t export_addr`, `uint16_t max_size`)
This function is used to generate a SECO key blob.
- `sc_err_t sc_seco_load_key` (`sc_ipc_t ipc`, `uint32_t id`, `sc_faddr_t addr`)
This function is used to load a SECO key.

Manufacturing Protection Functions

- `sc_err_t sc_seco_get_mp_key` (`sc_ipc_t ipc`, `sc_faddr_t dst_addr`, `uint16_t dst_size`)
This function is used to get the manufacturing protection public key.
- `sc_err_t sc_seco_update_mpmr` (`sc_ipc_t ipc`, `sc_faddr_t addr`, `uint8_t size`, `uint8_t lock`)
This function is used to update the manufacturing protection message register.
- `sc_err_t sc_seco_get_mp_sign` (`sc_ipc_t ipc`, `sc_faddr_t msg_addr`, `uint16_t msg_size`, `sc_faddr_t dst_addr`, `uint16_t dst_size`)
This function is used to get the manufacturing protection signature.

Debug Functions

- void [sc_seco_build_info](#) (sc_ipc_t ipc, uint32_t *version, uint32_t *commit)
This function is used to return the SECO FW build info.
- [sc_err_t sc_seco_chip_info](#) (sc_ipc_t ipc, uint16_t *lc, uint16_t *monotonic, uint32_t *uid_l, uint32_t *uid_h)
This function is used to return SECO chip info.
- [sc_err_t sc_seco_enable_debug](#) (sc_ipc_t ipc, sc_faddr_t addr)
This function securely enables debug.
- [sc_err_t sc_seco_get_event](#) (sc_ipc_t ipc, uint8_t idx, uint32_t *event)
This function is used to return an event from the SECO error log.

Miscellaneous Functions

- [sc_err_t sc_seco_fuse_write](#) (sc_ipc_t ipc, sc_faddr_t addr)
This function securely writes a group of fuse words.
- [sc_err_t sc_seco_patch](#) (sc_ipc_t ipc, sc_faddr_t addr)
This function applies a patch.

Internal Functions

- [sc_err_t seco_init](#) (sc_bool_t api_phase)
Internal SC function to initialize the SECO service.
- [sc_err_t seco_image_load](#) (sc_rm_pt_t caller_pt, sc_faddr_t addr_src, sc_faddr_t addr_dst, uint32_t len, sc_bool_t fw)
Internal SC function to load a SECO image.
- [sc_err_t seco_authenticate](#) (sc_rm_pt_t caller_pt, sc_seco_auth_cmd_t cmd, sc_faddr_t addr)
Internal SC function to authenticate a SECO image or command.
- [sc_err_t seco_load_key](#) (sc_rm_pt_t caller_pt, uint32_t id, sc_faddr_t addr)
Internal SC function to load a SECO key.
- [sc_err_t seco_gen_key_blob](#) (sc_rm_pt_t caller_pt, uint32_t id, sc_faddr_t load_addr, sc_faddr_t export_addr, uint16_t max_size)
Internal SC function to generate a key blob.
- [sc_err_t seco_fuse_write](#) (sc_rm_pt_t caller_pt, sc_faddr_t addr)
Internal SC function to securely write a group of fuse words.
- [sc_err_t seco_patch](#) (sc_rm_pt_t caller_pt, sc_faddr_t addr)
Internal SC function to apply a patch.
- [sc_err_t seco_enable_debug](#) (sc_rm_pt_t caller_pt, sc_faddr_t addr)
Internal SC function to securely enable debug.
- [sc_err_t seco_forward_lifecycle](#) (sc_rm_pt_t caller_pt, uint32_t change)
Internal SC function to update the lifecycle.
- [sc_err_t seco_return_lifecycle](#) (sc_rm_pt_t caller_pt, sc_faddr_t addr)
Internal SC function to securely reverse the lifecycle.
- void [seco_build_info](#) (sc_rm_pt_t caller_pt, uint32_t *version, uint32_t *commit)
Internal SC function to return SECO FW version info.
- [sc_err_t seco_chip_info](#) (sc_rm_pt_t caller_pt, uint16_t *lc, uint16_t *monotonic, uint32_t *uid_l, uint32_t *uid_h)
Internal SC function to return SECO chip info.

- `sc_err_t seco_get_event (sc_rm_pt_t caller_pt, uint8_t idx, uint32_t *event)`
Internal SC function to return an event from the SECO error log.
- `sc_err_t seco_attest_mode (sc_rm_pt_t caller_pt, uint32_t mode)`
Internal SC function to set the attestation mode.
- `sc_err_t seco_attest (sc_rm_pt_t caller_pt, uint64_t nonce)`
Internal SC function to request atestation.
- `sc_err_t seco_get_attest_pkey (sc_rm_pt_t caller_pt, sc_faddr_t addr)`
Internal SC function to retrieve attestation public key.
- `sc_err_t seco_get_attest_sign (sc_rm_pt_t caller_pt, sc_faddr_t addr)`
Internal SC function to retrieve attestation signature and parameters.
- `sc_err_t seco_attest_verify (sc_rm_pt_t caller_pt, sc_faddr_t addr)`
Internal SC function to verify attestation.
- `sc_err_t seco_commit (sc_rm_pt_t caller_pt, uint32_t *info)`
Internal SC function to commit SRK/FW changes.

12.26.1 Detailed Description

Module for the Security (SECO) service.

12.26.2 Function Documentation

12.26.2.1 `sc_seco_image_load()`

```
sc_err_t sc_seco_image_load (
    sc_ipc_t ipc,
    sc_faddr_t addr_src,
    sc_faddr_t addr_dst,
    uint32_t len,
    sc_bool_t fw )
```

This function loads a SECO image.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr_src</i>	address of image source
in	<i>addr_dst</i>	address of image destination
in	<i>len</i>	lenth of image to load
in	<i>fw</i>	SC_TRUE = firmware load

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_UNAVAILABLE if SECO not available

This is used to load images via the SECO. Examples include SECO Firmware and IVT/CSF data used for authentication. These are usually loaded into SECO TCM. *addr_src* is in secure memory.

See the Security Reference Manual (SRM) for more info.

12.26.2.2 sc_seco_authenticate()

```
sc_err_t sc_seco_authenticate (
    sc_ipc_t ipc,
    sc_seco_auth_cmd_t cmd,
    sc_faddr_t addr )
```

This function is used to authenticate a SECO image or command.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>cmd</i>	authenticate command
in	<i>addr</i>	address of/or metadata

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_UNAVAILABLE if SECO not available

This is used to authenticate a SECO image or issue a security command. *addr* often points to an container. It is also just data (or even unused) for some commands.

See the Security Reference Manual (SRM) for more info.

12.26.2.3 sc_seco_forward_lifecycle()

```
sc_err_t sc_seco_forward_lifecycle (
    sc_ipc_t ipc,
    uint32_t change )
```

This function updates the lifecycle of the device.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>change</i>	desired lifecycle transistion

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_UNAVAILABLE if SECO not available

This message is used for going from Open to NXP Closed to OEM Closed. Note *change* is NOT the new desired lifecycle. It is a lifecycle transition as documented in the Security Reference Manual (SRM).

If any SECO request fails or only succeeds because the part is in an "OEM open" lifecycle, then a request to transition from "NXP closed" to "OEM closed" will also fail. For example, booting a signed container when the OEM SRK is not fused will succeed, but as it is an abnormal situation, a subsequent request to transition the lifecycle will return an error.

12.26.2.4 sc_seco_return_lifecycle()

```
sc_err_t sc_seco_return_lifecycle (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function updates the lifecycle to one of the return lifecycles.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

To switch back to NXP states (Full Field Return), message must be signed by NXP SRK. For OEM States (Partial Field Return), must be signed by OEM SRK.

See the Security Reference Manual (SRM) for more info.

12.26.2.5 sc_seco_commit()

```
sc_err_t sc_seco_commit (
    sc_ipc_t ipc,
    uint32_t * info )
```

This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.

Parameters

in	<i>ipc</i>	IPC handle
in, out	<i>info</i>	pointer to information type to be committed The return <i>info</i> will contain what was actually committed.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if *info* is invalid
- SC_ERR_UNAVAILABLE if SECO not available

12.26.2.6 sc_seco_attest_mode()

```
sc_err_t sc_seco_attest_mode (
    sc_ipc_t ipc,
    uint32_t mode )
```

This function is used to set the attestation mode.

Only the owner of the SC_R_ATTESTATION resource may make this call.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>mode</i>	mode

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if *mode* is invalid
- SC_ERR_NOACCESS if SC_R_ATTESTATION not owned by caller
- SC_ERR_UNAVAILABLE if SECO not available

This is used to set the SECO attestation mode. This can be prover or verifier. See the Security Reference Manual (SRM) for more on the supported modes, mode values, and mode behavior.

12.26.2.7 sc_seco_attest()

```
sc_err_t sc_seco_attest (
    sc_ipc_t ipc,
    uint64_t nonce )
```

This function is used to request attestation.

Only the owner of the SC_R_ATTESTATION resource may make this call.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>nonce</i>	unique value

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_NOACCESS if SC_R_ATTESTATION not owned by caller
- SC_ERR_UNAVAILABLE if SECO not available

This is used to ask SECO to perform an attestation. The result depends on the attestation mode. After this call, the signature can be requested or a verify can be requested.

See the Security Reference Manual (SRM) for more info.

12.26.2.8 sc_seco_get_attest_pkey()

```
sc_err_t sc_seco_get_attest_pkey (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function is used to retrieve the attestation public key.

Mode must be verifier. Only the owner of the SC_R_ATTESTATION resource may make this call.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned. There should be 96 bytes of space.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if *addr* bad or attestation has not been requested
- SC_ERR_NOACCESS if SC_R_ATTESTATION not owned by caller
- SC_ERR_UNAVAILABLE if SECO not available

See the Security Reference Manual (SRM) for more info.

12.26.2.9 sc_seco_get_attest_sign()

```
sc_err_t sc_seco_get_attest_sign (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function is used to retrieve attestation signature and parameters.

Mode must be provider. Only the owner of the SC_R_ATTESTATION resource may make this call.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address to write response

Result will be written to *addr*. The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned.

There should be 120 bytes of space.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if *addr* bad or attestation has not been requested
- SC_ERR_NOACCESS if SC_R_ATTESTATION not owned by caller
- SC_ERR_UNAVAILABLE if SECO not available

See the Security Reference Manual (SRM) for more info.

12.26.2.10 sc_seco_attest_verify()

```
sc_err_t sc_seco_attest_verify (  
    sc_ipc_t ipc,  
    sc_faddr_t addr )
```

This function is used to verify attestation.

Mode must be verifier. Only the owner of the SC_R_ATTESTATION resource may make this call.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of signature

The *addr* parameter must point to an address SECO can access. It must be 64-bit aligned.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if *addr* bad or attestation has not been requested
- SC_ERR_NOACCESS if SC_R_ATTESTATION not owned by caller
- SC_ERR_UNAVAILABLE if SECO not available
- SC_ERR_FAIL if signature doesn't match

See the Security Reference Manual (SRM) for more info.

12.26.2.11 `sc_seco_gen_key_blob()`

```
sc_err_t sc_seco_gen_key_blob (
    sc_ipc_t ipc,
    uint32_t id,
    sc_faddr_t load_addr,
    sc_faddr_t export_addr,
    uint16_t max_size )
```

This function is used to generate a SECO key blob.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	key identifier
in	<i>load_addr</i>	load address
in	<i>export_addr</i>	export address
in	<i>max_size</i>	max export size

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_UNAVAILABLE if SECO not available

This function is used to encapsulate sensitive keys in a specific structure called a blob, which provides both confidentiality and integrity protection.

See the Security Reference Manual (SRM) for more info.

12.26.2.12 `sc_seco_load_key()`

```
sc_err_t sc_seco_load_key (
    sc_ipc_t ipc,
    uint32_t id,
    sc_faddr_t addr )
```

This function is used to load a SECO key.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>id</i>	key identifier
in	<i>addr</i>	key address

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_UNAVAILABLE if SECO not available

This function is used to install private cryptographic keys encapsulated in a blob previously generated by SECO. The controller can be either the IEE or the VPU. The blob header carries the controller type and the key size, as provided by the user when generating the key blob.

See the Security Reference Manual (SRM) for more info.

12.26.2.13 sc_seco_get_mp_key()

```
sc_err_t sc_seco_get_mp_key (
    sc_ipc_t ipc,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

This function is used to get the manufacturing protection public key.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_UNAVAILABLE if SECO not available

This function is supported only in OEM-closed lifecycle. It generates the mfg public key and stores it in a specific location in the secure memory.

See the Security Reference Manual (SRM) for more info.

12.26.2.14 sc_seco_update_mpmr()

```
sc_err_t sc_seco_update_mpmr (
    sc_ipc_t ipc,
    sc_faddr_t addr,
    uint8_t size,
    uint8_t lock )
```

This function is used to update the manufacturing protection message register.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	data address
in	<i>size</i>	size
in	<i>lock</i>	lock_reg

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_UNAVAILABLE if SECO not available

This function is supported only in OEM-closed lifecycle. It updates the content of the MPMR (Manufacturing Protection Message register of 256 bits). This register will be appended to the input-data message when generating the signature. Please refer to the CAAM block guide for details.

See the Security Reference Manual (SRM) for more info.

12.26.2.15 sc_seco_get_mp_sign()

```
sc_err_t sc_seco_get_mp_sign (
    sc_ipc_t ipc,
    sc_faddr_t msg_addr,
    uint16_t msg_size,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

This function is used to get the manufacturing protection signature.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>msg_addr</i>	message address
in	<i>msg_size</i>	message size
in	<i>dst_addr</i>	destination address
in	<i>dst_size</i>	destination size

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_UNAVAILABLE if SECO not available

This function is used to generate an ECDSA signature for an input-data message and to store it in a specific location in the secure memory. It is only supported in OEM-closed lifecycle. In order to get the ECDSA signature, the RNG must be initialized. In case it has not been started an error will be returned.

See the Security Reference Manual (SRM) for more info.

12.26.2.16 sc_seco_build_info()

```
void sc_seco_build_info (
    sc_ipc_t ipc,
    uint32_t * version,
    uint32_t * commit )
```

This function is used to return the SECO FW build info.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>version</i>	pointer to return build number
out	<i>commit</i>	pointer to return commit ID (git SHA-1)

12.26.2.17 sc_seco_chip_info()

```
sc_err_t sc_seco_chip_info (
    sc_ipc_t ipc,
    uint16_t * lc,
    uint16_t * monotonic,
    uint32_t * uid_l,
    uint32_t * uid_h )
```

This function is used to return SECO chip info.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>lc</i>	pointer to return lifecycle
out	<i>monotonic</i>	pointer to return monotonic counter
out	<i>uid_l</i>	pointer to return UID (lower 32 bits)
out	<i>uid_h</i>	pointer to return UID (upper 32 bits)

Returns

Returns and error code (SC_ERR_NONE = success).

12.26.2.18 sc_seco_enable_debug()

```
sc_err_t sc_seco_enable_debug (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function securely enables debug.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

See the Security Reference Manual (SRM) for more info.

12.26.2.19 sc_seco_get_event()

```
sc_err_t sc_seco_get_event (
    sc_ipc_t ipc,
    uint8_t idx,
    uint32_t * event )
```

This function is used to return an event from the SECO error log.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>idx</i>	index of event to return
out	<i>event</i>	pointer to return event

Returns

Returns an error code (SC_ERR_NONE = success).

Read of *idx* 0 captures events from SECO. Loop starting with 0 until an error is returned to dump all events.

12.26.2.20 sc_seco_fuse_write()

```
sc_err_t sc_seco_fuse_write (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function securely writes a group of fuse words.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

See the Security Reference Manual (SRM) for more info.

12.26.2.21 sc_seco_patch()

```
sc_err_t sc_seco_patch (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

This function applies a patch.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>addr</i>	address of message block

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_UNAVAILABLE if SECO not available

Note *addr* must be a pointer to a signed message block.

See the Security Reference Manual (SRM) for more info.

12.26.2.22 seco_init()

```
sc_err_t seco_init (
    sc_bool_t api_phase )
```

Internal SC function to initializes the SECO service.

Parameters

in	<i>api_phase</i>	init phase
----	------------------	------------

Returns

Returns an error code (SC_ERR_NONE = success).

Initializes the API if /a *api_phase* = SC_TRUE, otherwise initializes the HW managed by the SECO service. API must be initialized before anything else is done with the service.

12.26.2.23 seco_image_load()

```
sc_err_t seco_image_load (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr_src,
    sc_faddr_t addr_dst,
    uint32_t len,
    sc_bool_t fw )
```

Internal SC function to load a SECO image.

See also

[sc_seco_image_load\(\)](#).

12.26.2.24 seco_authenticate()

```
sc_err_t seco_authenticate (
    sc_rm_pt_t caller_pt,
    sc_seco_auth_cmd_t cmd,
    sc_faddr_t addr )
```

Internal SC function to authenticate a SECO image or command.

See also

[sc_seco_authenticate\(\)](#).

12.26.2.25 seco_load_key()

```
sc_err_t seco_load_key (
    sc_rm_pt_t caller_pt,
    uint32_t id,
    sc_faddr_t addr )
```

Internal SC function to load a SECO key.

See also

[sc_seco_load_key\(\)](#).

12.26.2.26 seco_gen_key_blob()

```
sc_err_t seco_gen_key_blob (
    sc_rm_pt_t caller_pt,
    uint32_t id,
    sc_faddr_t load_addr,
    sc_faddr_t export_addr,
    uint16_t max_size )
```

Internal SC function to generate a key blob.

See also

[sc_seco_gen_key_blob\(\)](#).

12.26.2.27 seco_fuse_write()

```
sc_err_t seco_fuse_write (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely write a group of fuse words.

See also

[sc_seco_fuse_write\(\)](#).

12.26.2.28 seco_patch()

```
sc_err_t seco_patch (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to apply a patch.

See also

[sc_seco_patch\(\)](#).

12.26.2.29 seco_enable_debug()

```
sc_err_t seco_enable_debug (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely enable debug.

See also

[sc_seco_enabled_debug\(\)](#).

12.26.2.30 seco_forward_lifecycle()

```
sc_err_t seco_forward_lifecycle (
    sc_rm_pt_t caller_pt,
    uint32_t change )
```

Internal SC function to update the lifecycle.

See also

[sc_seco_forward_lifecycle\(\)](#).

12.26.2.31 seco_return_lifecycle()

```
sc_err_t seco_return_lifecycle (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely reverse the lifecycle.

See also

[sc_seco_return_lifecycle\(\)](#).

12.26.2.32 seco_build_info()

```
void seco_build_info (
    sc_rm_pt_t caller_pt,
    uint32_t * version,
    uint32_t * commit )
```

Internal SC function to return SECO FW version info.

See also

[sc_seco_build_info\(\)](#).

12.26.2.33 seco_chip_info()

```
sc_err_t seco_chip_info (
    sc_rm_pt_t caller_pt,
    uint16_t * lc,
    uint16_t * monotonic,
    uint32_t * uid_l,
    uint32_t * uid_h )
```

Internal SC function to return SECO chip info.

See also

[sc_seco_chip_info\(\)](#).

12.26.2.34 seco_get_event()

```
sc_err_t seco_get_event (
    sc_rm_pt_t caller_pt,
    uint8_t idx,
    uint32_t * event )
```

Internal SC function to return an event from the SECO error log.

See also

[sc_seco_get_event\(\)](#).

12.26.2.35 seco_attest_mode()

```
sc_err_t seco_attest_mode (
    sc_rm_pt_t caller_pt,
    uint32_t mode )
```

Internal SC function to set the attestation mode.

See also

[sc_seco_attest_mode\(\)](#).

12.26.2.36 seco_attest()

```
sc_err_t seco_attest (
    sc_rm_pt_t caller_pt,
    uint64_t nonce )
```

Internal SC function to request atestation.

See also

[sc_seco_attest\(\)](#).

12.26.2.37 seco_get_attest_pkey()

```
sc_err_t seco_get_attest_pkey (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to retrieve attestation public key.

See also

[sc_seco_get_attest_pkey\(\)](#).

12.26.2.38 seco_get_attest_sign()

```
sc_err_t seco_get_attest_sign (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to retrieve attestation signature and parameters.

See also

[sc_seco_get_attest_sign\(\)](#).

12.26.2.39 seco_attest_verify()

```
sc_err_t seco_attest_verify (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to verify attestation.

See also

[sc_seco_attest_verify\(\)](#).

12.26.2.40 seco_commit()

```
sc_err_t seco_commit (
    sc_rm_pt_t caller_pt,
    uint32_t * info )
```

Internal SC function to commit SRK/FW changes.

See also

[sc_seco_commit\(\)](#).

12.26.2.41 seco_get_mp_key()

```
sc_err_t seco_get_mp_key (
    sc_rm_pt_t caller_pt,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

Internal SC function to get manufacturing protection public key.

See also

[sc_seco_get_mp_key\(\)](#).

12.26.2.42 seco_update_mpmr()

```
sc_err_t seco_update_mpmr (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr,
    uint8_t size,
    uint8_t lock )
```

Internal SC function to update manufacturing protection message register.

See also

[sc_seco_update_mpmr\(\)](#).

12.26.2.43 seco_get_mp_sign()

```
sc_err_t seco_get_mp_sign (
    sc_rm_pt_t caller_pt,
    sc_faddr_t msg_addr,
    uint16_t msg_size,
    sc_faddr_t dst_addr,
    uint16_t dst_size )
```

Internal SC function to get manufacturing protection signature.

See also

[sc_seco_get_mp_sign\(\)](#).

12.27 (SVC) Pad Service

Module for the Pad Control (PAD) service.

Typedefs

- typedef [uint8_t sc_pad_config_t](#)
This type is used to declare a pad config.
- typedef [uint8_t sc_pad_iso_t](#)
This type is used to declare a pad low-power isolation config.
- typedef [uint8_t sc_pad_28fdsoi_dse_t](#)
This type is used to declare a drive strength.
- typedef [uint8_t sc_pad_28fdsoi_ps_t](#)
This type is used to declare a pull select.
- typedef [uint8_t sc_pad_28fdsoi_pus_t](#)
This type is used to declare a pull-up select.
- typedef [uint8_t sc_pad_wakeup_t](#)
This type is used to declare a wakeup mode of a pad.

Defines for type widths

- #define [SC_PAD_MUX_W](#) 3U
Width of mux parameter.

Defines for [sc_pad_config_t](#)

- #define [SC_PAD_CONFIG_NORMAL](#) 0U
Normal.
- #define [SC_PAD_CONFIG_OD](#) 1U
Open Drain.
- #define [SC_PAD_CONFIG_OD_IN](#) 2U
Open Drain and input.
- #define [SC_PAD_CONFIG_OUT_IN](#) 3U
Output and input.

Defines for [sc_pad_iso_t](#)

- #define [SC_PAD_ISO_OFF](#) 0U
ISO latch is transparent.
- #define [SC_PAD_ISO_EARLY](#) 1U
Follow EARLY_ISO.
- #define [SC_PAD_ISO_LATE](#) 2U
Follow LATE_ISO.
- #define [SC_PAD_ISO_ON](#) 3U
ISO latched data is held.

Defines for `sc_pad_28fdsoi_dse_t`

- `#define SC_PAD_28FDSOI_DSE_18V_1MA 0U`
Drive strength of 1mA for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_18V_2MA 1U`
Drive strength of 2mA for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_18V_4MA 2U`
Drive strength of 4mA for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_18V_6MA 3U`
Drive strength of 6mA for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_18V_8MA 4U`
Drive strength of 8mA for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_18V_10MA 5U`
Drive strength of 10mA for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_18V_12MA 6U`
Drive strength of 12mA for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_18V_HS 7U`
High-speed drive strength for 1.8v.
- `#define SC_PAD_28FDSOI_DSE_33V_2MA 0U`
Drive strength of 2mA for 3.3v.
- `#define SC_PAD_28FDSOI_DSE_33V_4MA 1U`
Drive strength of 4mA for 3.3v.
- `#define SC_PAD_28FDSOI_DSE_33V_8MA 2U`
Drive strength of 8mA for 3.3v.
- `#define SC_PAD_28FDSOI_DSE_33V_12MA 3U`
Drive strength of 12mA for 3.3v.
- `#define SC_PAD_28FDSOI_DSE_DV_HIGH 0U`
High drive strength for dual volt.
- `#define SC_PAD_28FDSOI_DSE_DV_LOW 1U`
Low drive strength for dual volt.

Defines for `sc_pad_28fdsoi_ps_t`

- `#define SC_PAD_28FDSOI_PS_KEEPER 0U`
Bus-keeper (only valid for 1.8v)
- `#define SC_PAD_28FDSOI_PS_PU 1U`
Pull-up.
- `#define SC_PAD_28FDSOI_PS_PD 2U`
Pull-down.
- `#define SC_PAD_28FDSOI_PS_NONE 3U`
No pull (disabled)

Defines for `sc_pad_28fdsoi_pus_t`

- `#define SC_PAD_28FDSOI_PUS_30K_PD 0U`
30K pull-down
- `#define SC_PAD_28FDSOI_PUS_100K_PU 1U`
100K pull-up
- `#define SC_PAD_28FDSOI_PUS_3K_PU 2U`
3K pull-up
- `#define SC_PAD_28FDSOI_PUS_30K_PU 3U`
30K pull-up

Defines for `sc_pad_wakeup_t`

- `#define SC_PAD_WAKEUP_OFF 0U`
Off.
- `#define SC_PAD_WAKEUP_CLEAR 1U`
Clears pending flag.
- `#define SC_PAD_WAKEUP_LOW_LVL 4U`
Low level.
- `#define SC_PAD_WAKEUP_FALL_EDGE 5U`
Falling edge.
- `#define SC_PAD_WAKEUP_RISE_EDGE 6U`
Rising edge.
- `#define SC_PAD_WAKEUP_HIGH_LVL 7U`
High-level.

Generic Functions

- `sc_err_t sc_pad_set_mux` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`)
This function configures the mux settings for a pad.
- `sc_err_t sc_pad_get_mux` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *mux`, `sc_pad_config_t *config`, `sc_pad_iso_t *iso`)
This function gets the mux settings for a pad.
- `sc_err_t sc_pad_set_gp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t ctrl`)
This function configures the general purpose pad control.
- `sc_err_t sc_pad_get_gp` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint32_t *ctrl`)
This function gets the general purpose pad control.
- `sc_err_t sc_pad_set_wakeup` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_wakeup_t wakeup`)
This function configures the wakeup mode of the pad.
- `sc_err_t sc_pad_get_wakeup` (`sc_ipc_t ipc`, `sc_pad_t pad`, `sc_pad_wakeup_t *wakeup`)
This function gets the wakeup mode of a pad.
- `sc_err_t sc_pad_set_all` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t mux`, `sc_pad_config_t config`, `sc_pad_iso_t iso`, `uint32_t ctrl`, `sc_pad_wakeup_t wakeup`)
This function configures a pad.
- `sc_err_t sc_pad_get_all` (`sc_ipc_t ipc`, `sc_pad_t pad`, `uint8_t *mux`, `sc_pad_config_t *config`, `sc_pad_iso_t *iso`, `uint32_t *ctrl`, `sc_pad_wakeup_t *wakeup`)
This function gets a pad's config.

SoC Specific Functions

- [sc_err_t sc_pad_set](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [uint32_t](#) val)
This function configures the settings for a pad.
- [sc_err_t sc_pad_get](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [uint32_t](#) *val)
This function gets the settings for a pad.

Technology Specific Functions

- [sc_err_t sc_pad_set_gp_28fdsoi](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [sc_pad_28fdsoi_dse_t](#) dse, [sc_pad_28fdsoi_ps_t](#) ps)
This function configures the pad control specific to 28FDSOI.
- [sc_err_t sc_pad_get_gp_28fdsoi](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [sc_pad_28fdsoi_dse_t](#) *dse, [sc_pad_28fdsoi_ps_t](#) *ps)
This function gets the pad control specific to 28FDSOI.
- [sc_err_t sc_pad_set_gp_28fdsoi_hsic](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [sc_pad_28fdsoi_dse_t](#) dse, [sc_bool_t](#) hys, [sc_pad_28fdsoi_pus_t](#) pus, [sc_bool_t](#) pke, [sc_bool_t](#) pue)
This function configures the pad control specific to 28FDSOI.
- [sc_err_t sc_pad_get_gp_28fdsoi_hsic](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [sc_pad_28fdsoi_dse_t](#) *dse, [sc_bool_t](#) *hys, [sc_pad_28fdsoi_pus_t](#) *pus, [sc_bool_t](#) *pke, [sc_bool_t](#) *pue)
This function gets the pad control specific to 28FDSOI.
- [sc_err_t sc_pad_set_gp_28fdsoi_comp](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [uint8_t](#) compen, [sc_bool_t](#) fastfrz, [uint8_t](#) rasrcp, [uint8_t](#) rasrcn, [sc_bool_t](#) nasrc_sel, [sc_bool_t](#) psw_ovr)
This function configures the compensation control specific to 28FDSOI.
- [sc_err_t sc_pad_get_gp_28fdsoi_comp](#) ([sc_ipc_t](#) ipc, [sc_pad_t](#) pad, [uint8_t](#) *compen, [sc_bool_t](#) *fastfrz, [uint8_t](#) *rasrcp, [uint8_t](#) *rasrcn, [sc_bool_t](#) *nasrc_sel, [sc_bool_t](#) *compok, [uint8_t](#) *nasrc, [sc_bool_t](#) *psw_ovr)
This function gets the compensation control specific to 28FDSOI.

Internal Functions

- void [pad_init](#) ([sc_bool_t](#) api_phase)
Internal SC function to initialize the PAD service.
- [sc_err_t pad_set](#) ([sc_rm_pt_t](#) caller_pt, [sc_pad_t](#) pad, [uint32_t](#) val)
Internal SC function to set the pad value.
- [sc_err_t pad_set_mux](#) ([sc_rm_pt_t](#) caller_pt, [sc_pad_t](#) pad, [uint8_t](#) mux, [sc_pad_config_t](#) config, [sc_pad_iso_t](#) iso)
Internal SC function to set the pad mux.
- void [pad_force_mux](#) ([sc_pad_t](#) pad, [uint8_t](#) mux, [sc_pad_config_t](#) config, [sc_pad_iso_t](#) iso)
- [sc_err_t pad_set_gp](#) ([sc_rm_pt_t](#) caller_pt, [sc_pad_t](#) pad, [uint32_t](#) ctrl)
Internal SC function to set the pad control.
- [sc_err_t pad_set_wakeup](#) ([sc_rm_pt_t](#) caller_pt, [sc_pad_t](#) pad, [sc_pad_wakeup_t](#) wakeup)
Internal SC function to set the pad wakeup control.
- [sc_err_t pad_set_all](#) ([sc_rm_pt_t](#) caller_pt, [sc_pad_t](#) pad, [uint8_t](#) mux, [sc_pad_config_t](#) config, [sc_pad_iso_t](#) iso, [uint32_t](#) ctrl, [sc_pad_wakeup_t](#) wakeup)
Internal SC function to configure a pad.
- [sc_err_t pad_get](#) ([sc_rm_pt_t](#) caller_pt, [sc_pad_t](#) pad, [uint32_t](#) *val)
Internal SC function to get the pad value.

- `sc_err_t pad_get_mux (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso)`
Internal SC function to get the pad mux.
- `sc_err_t pad_get_gp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t *ctrl)`
Internal SC function to get the pad control.
- `sc_err_t pad_get_wakeup (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_wakeup_t *wakeup)`
Internal SC function to get the pad wakeup control.
- `sc_err_t pad_get_all (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso, uint32_t *ctrl, sc_pad_wakeup_t *wakeup)`
Internal SC function to get a pad's configuration.
- `sc_err_t pad_set_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_pad_28fdsoi_ps_t ps)`
Internal SC function to set the pad control specific to 28FDSOI.
- `sc_err_t pad_get_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_pad_28fdsoi_ps_t *ps)`
Internal SC function to get the pad control specific to 28FDSOI.
- `sc_err_t pad_set_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_bool_t hyp, sc_pad_28fdsoi_pus_t pus, sc_bool_t pke, sc_bool_t pue)`
Internal SC function to set the pad control specific to 28FDSOI.
- `sc_err_t pad_get_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_bool_t *hyp, sc_pad_28fdsoi_pus_t *pus, sc_bool_t *pke, sc_bool_t *pue)`
Internal SC function to get the pad control specific to 28FDSOI.
- `sc_err_t pad_set_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t compen, sc_bool_t fastfrz, uint8_t rasrcp, uint8_t rasrcn, sc_bool_t nasrc_sel, sc_bool_t psw_ovr)`
Internal SC function to set the pad compensation specific to 28FDSOI.
- `sc_err_t pad_get_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *compen, sc_bool_t *fastfrz, uint8_t *rasrcp, uint8_t *rasrcn, sc_bool_t *nasrc_sel, sc_bool_t *compok, uint8_t *nasrc, sc_bool_t *psw_ovr)`
Internal SC function to get the compensation control specific to 28FDSOI.
- `sc_pad_t pad_map_irq (uint8_t irq, uint8_t idx)`
Internal function to map pad irq and index to pad resource.

12.27.1 Detailed Description

Module for the Pad Control (PAD) service.

Pad configuration is managed by SC firmware. The pad configuration features supported by the SC firmware include:

- Configuring the mux, input/output connection, and low-power isolation mode.
- Configuring the technology-specific pad setting such as drive strength, pullup/pulldown, etc.
- Configuring compensation for pad groups with dual voltage capability.

Pad functions fall into one of three categories. Generic functions are common to all SoCs and all process technologies. SoC functions are raw low-level functions. Technology-specific functions are specific to the process technology.

The list of pads is SoC specific. Refer to the SoC Pad List for valid pad values. Note that all pads exist on a die but may or may not be brought out by the specific package. Mapping of pads to package pins/balls is documented in the

associated Data Sheet. Some pads may not be brought out because the part (die+package) is defeatured and some pads may connect to the substrate in the package.

Some pads (SC_P_COMP_*) that can be specified are not individual pads but are in fact pad groups. These groups have additional configuration that can be done using the [sc_pad_set_gp_28fdsoi_comp\(\)](#) function. More info on these can be found in the associated Reference Manual.

Pads are managed as a resource by the Resource Manager (RM). They have assigned owners and only the owners can configure the pads. Some of the pads are reserved for use by the SCFW itself and this can be overridden with the implementation of [board_config_sc\(\)](#). Additionally, pads may be assigned to various other partitions via the implementation of [board_system_config\(\)](#).

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

The following SCFW pad code is an example of how to configure pads. In this example, two pads are configured for use by the i.MX8QXP I2C_0 (ADMA.I2C0). Another dual-voltage pad is configured as SPI0_SCK (ADMA.SPI0.SCK).

The ipc parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an [sc_ipc_open\(\)](#) and [sc_ipc_close\(\)](#) function to manage this. The [sc_ipc_open\(\)](#) takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

```
00001 /* Configure I2C_0 SCL pad */
00002 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_00, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00003 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_00, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
00004
00005 /* Configure I2C_0 SDA pad */
00006 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_01, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00007 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_01, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
00008
00009 /* Configure SPI0 SCK pad (dual-voltage) */
00010 sc_pad_set_mux(ipc, SC_P_SPI0_SCK, 0, SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
00011 sc_pad_set_gp_28fdsoi(ipc, SC_P_SPI0_SCK, SC_PAD_28FDSOI_DSE_DV_LOW, SC_PAD_28FDSOI_PS_NONE);
```

The first pair of pads in question are MIPI_CSI0_GPIO0_00 (used for SCL) and MIPI_CSI0_GPIO0_01 (used for SDA). I2C_0 is mux select 1 for both pads.

The first two lines configure the SCL pad. The first configures the SCL pad for mux select 1, and as open-drain with with input. The second configures the drive strength and enables the pull-up.

The last two lines do the same for the SDA pad.

For 28FDSIO single voltage pads, SC_PAD_28FDSOI_DSE_DV_HIGH and SC_PAD_28FDSOI_DSE_DV_LOW are not valid drive strenths.

```
00000 /* Configure I2C_0 SCL pad */
00001 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_00, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00002 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_00, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
00003
00004 /* Configure I2C_0 SDA pad */
00005 sc_pad_set_mux(ipc, SC_P_MIPI_CSI0_GPIO0_01, 1, SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
00006 sc_pad_set_gp_28fdsoi(ipc, SC_P_MIPI_CSI0_GPIO0_01, SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
```

The next pad configured is SPI0_SCK. It is configured as mux select 0. the first line configures the mux select as 0 and normal push-pull. The second line configures the drive strength and no pull-up. Note the drive strength setting is different for this dual voltage pad.

```
00007 /* Configure SPI0 SCK pad (dual-voltage) */
00009 sc_pad_set_mux(ipc, SC_P_SPI0_SCK, 0, SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
00010 sc_pad_set_gp_28fdsoi(ipc, SC_P_SPI0_SCK, SC_PAD_28FDSOI_DSE_DV_LOW, SC_PAD_28FDSOI_PS_NONE);
```

For 28FDSIO dual voltage pads, only SC_PAD_28FDSOI_DSE_DV_HIGH and SC_PAD_28FDSOI_DSE_DV_LOW are valid drive strenths.

The voltage of the pad is determined by the supply for the pad group (the VDD_SPI_SAI_1P8_3P3 pad in this case).

12.27.2 Typedef Documentation

12.27.2.1 `sc_pad_config_t`

```
typedef uint8_t sc_pad_config_t
```

This type is used to declare a pad config.

It determines how the output data is driven, pull-up is controlled, and input signal is connected. Normal and OD are typical and only connect the input when the output is not driven. The IN options are less common and force an input connection even when driving the output.

12.27.2.2 `sc_pad_iso_t`

```
typedef uint8_t sc_pad_iso_t
```

This type is used to declare a pad low-power isolation config.

ISO_LATE is the most common setting. ISO_EARLY is only used when an output pad is directly determined by another input pad. The other two are only used when SW wants to directly control isolation.

12.27.2.3 `sc_pad_28fdsoi_dse_t`

```
typedef uint8_t sc_pad_28fdsoi_dse_t
```

This type is used to declare a drive strength.

Note it is specific to 28FDSOI. Also note that valid values depend on the pad type.

12.27.2.4 `sc_pad_28fdsoi_ps_t`

```
typedef uint8_t sc_pad_28fdsoi_ps_t
```

This type is used to declare a pull select.

Note it is specific to 28FDSOI.

12.27.2.5 `sc_pad_28fdsoi_pus_t`

```
typedef uint8_t sc_pad_28fdsoi_pus_t
```

This type is used to declare a pull-up select.

Note it is specific to 28FDSOI HSIC pads.

12.27.3 Function Documentation

12.27.3.1 `sc_pad_set_mux()`

```
sc_err_t sc_pad_set_mux (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso )
```

This function configures the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>mux</i>	mux setting
in	<i>config</i>	pad config
in	<i>iso</i>	low-power isolation mode

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC Pad List for valid pad values.

12.27.3.2 sc_pad_get_mux()

```
sc_err_t sc_pad_get_mux (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso )
```

This function gets the mux settings for a pad.

This includes the signal mux, pad config, and low-power isolation mode.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>mux</i>	pointer to return mux setting
out	<i>config</i>	pointer to return pad config
out	<i>iso</i>	pointer to return low-power isolation mode

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

12.27.3.3 sc_pad_set_gp()

```
sc_err_t sc_pad_set_gp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t ctrl )
```

This function configures the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>ctrl</i>	control value to set

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

12.27.3.4 sc_pad_get_gp()

```
sc_err_t sc_pad_get_gp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t * ctrl )
```

This function gets the general purpose pad control.

This is technology dependent and includes things like drive strength, slew rate, pull up/down, etc. Refer to the SoC Reference Manual for bit field details.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>ctrl</i>	pointer to return control value

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

12.27.3.5 sc_pad_set_wakeup()

```
sc_err_t sc_pad_set_wakeup (  
    sc_ipc_t ipc,  
    sc_pad_t pad,  
    sc_pad_wakeup_t wakeup )
```

This function configures the wakeup mode of the pad.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>wakeup</i>	wakeup to set

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

12.27.3.6 `sc_pad_get_wakeup()`

```
sc_err_t sc_pad_get_wakeup (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_wakeup_t * wakeup )
```

This function gets the wakeup mode of a pad.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>wakeup</i>	pointer to return wakeup

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

12.27.3.7 `sc_pad_set_all()`

```
sc_err_t sc_pad_set_all (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso,
    uint32_t ctrl,
    sc_pad_wakeup_t wakeup )
```

This function configures a pad.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>mux</i>	mux setting
in	<i>config</i>	pad config
in	<i>iso</i>	low-power isolation mode
in	<i>ctrl</i>	control value
in	<i>wakeup</i>	wakeup to set

See also

[sc_pad_set_mux\(\)](#).
[sc_pad_set_gp\(\)](#).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Returns

Returns an error code (SC_ERR_NONE = success).

Note muxing two input pads to the same IP functional signal will result in undefined behavior.

Refer to the SoC Pad List for valid pad values.

12.27.3.8 sc_pad_get_all()

```
sc_err_t sc_pad_get_all (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso,
    uint32_t * ctrl,
    sc_pad_wakeup_t * wakeup )
```

This function gets a pad's config.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>mux</i>	pointer to return mux setting
out	<i>config</i>	pointer to return pad config
out	<i>iso</i>	pointer to return low-power isolation mode
out	<i>ctrl</i>	pointer to return control value
out	<i>wakeup</i>	pointer to return wakeup to set

See also

[sc_pad_set_mux\(\)](#).
[sc_pad_set_gp\(\)](#).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Returns

Returns an error code (SC_ERR_NONE = success).

Refer to the SoC Pad List for valid pad values.

12.27.3.9 sc_pad_set()

```
sc_err_t sc_pad_set (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t val )
```

This function configures the settings for a pad.

This setting is SoC specific.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>val</i>	value to set

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

12.27.3.10 sc_pad_get()

```
sc_err_t sc_pad_get (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint32_t * val )
```

This function gets the settings for a pad.

This setting is SoC specific.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>val</i>	pointer to return setting

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner

Refer to the SoC Pad List for valid pad values.

12.27.3.11 sc_pad_set_gp_28fdsoi()

```
sc_err_t sc_pad_set_gp_28fdsoi (  
    sc_ipc_t ipc,  
    sc_pad_t pad,  
    sc_pad_28fdsoi_dse_t dse,  
    sc_pad_28fdsoi_ps_t ps )
```

This function configures the pad control specific to 28FDSOI.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>dse</i>	drive strength
in	<i>ps</i>	pull select

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner,
- SC_ERR_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

12.27.3.12 `sc_pad_get_gp_28fdsoi()`

```

sc_err_t sc_pad_get_gp_28fdsoi (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_pad_28fdsoi_ps_t * ps )

```

This function gets the pad control specific to 28FDSOI.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>dse</i>	pointer to return drive strength
out	<i>ps</i>	pointer to return pull select

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner,
- SC_ERR_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

12.27.3.13 `sc_pad_set_gp_28fdsoi_hsic()`

```

sc_err_t sc_pad_set_gp_28fdsoi_hsic (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t dse,
    sc_bool_t hys,
    sc_pad_28fdsoi_pus_t pus,
    sc_bool_t pke,
    sc_bool_t pue )

```

This function configures the pad control specific to 28FDSOI.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>dse</i>	drive strength
in	<i>hys</i>	hysteresis
in	<i>pus</i>	pull-up select
in	<i>pke</i>	pull keeper enable
in	<i>pue</i>	pull-up enable

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner,
- SC_ERR_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

12.27.3.14 sc_pad_get_gp_28fdsoi_hsic()

```
sc_err_t sc_pad_get_gp_28fdsoi_hsic (
    sc_ipc_t ipc,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_bool_t * hys,
    sc_pad_28fdsoi_pus_t * pus,
    sc_bool_t * pke,
    sc_bool_t * pue )
```

This function gets the pad control specific to 28FDSOI.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>dse</i>	pointer to return drive strength
out	<i>hys</i>	pointer to return hysteresis
out	<i>pus</i>	pointer to return pull-up select
out	<i>pke</i>	pointer to return pull keeper enable
out	<i>pue</i>	pointer to return pull-up enable

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner,
- SC_ERR_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

12.27.3.15 `sc_pad_set_gp_28fdsoi_comp()`

```

sc_err_t sc_pad_set_gp_28fdsoi_comp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t compen,
    sc_bool_t fastfrz,
    uint8_t rasrcp,
    uint8_t rasrcn,
    sc_bool_t nasrc_sel,
    sc_bool_t psw_ovr )

```

This function configures the compensation control specific to 28FDSOI.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to configure
in	<i>compen</i>	compensation/freeze mode
in	<i>fastfrz</i>	fast freeze
in	<i>rasrcp</i>	compensation code for PMOS
in	<i>rasrcn</i>	compensation code for NMOS
in	<i>nasrc_sel</i>	NASRC read select
in	<i>psw_ovr</i>	2.5v override

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner,
- SC_ERR_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

Note *psw_ovr* is only applicable to pads supporting 2.5 volt operation (e.g. some Ethernet pads).

12.27.3.16 `sc_pad_get_gp_28fdsoi_comp()`

```

sc_err_t sc_pad_get_gp_28fdsoi_comp (
    sc_ipc_t ipc,
    sc_pad_t pad,
    uint8_t * compen,
    sc_bool_t * fastfrz,
    uint8_t * rasrcp,

```

```

uint8_t * rasrcn,
sc_bool_t * nasrc_sel,
sc_bool_t * compok,
uint8_t * nasrc,
sc_bool_t * psw_ovr )

```

This function gets the compensation control specific to 28FDSOI.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to query
out	<i>compen</i>	pointer to return compensation/freeze mode
out	<i>fastfrz</i>	pointer to return fast freeze
out	<i>rasrcp</i>	pointer to return compensation code for PMOS
out	<i>rasrcn</i>	pointer to return compensation code for NMOS
out	<i>nasrc_sel</i>	pointer to return NASRC read select
out	<i>compok</i>	pointer to return compensation status
out	<i>nasrc</i>	pointer to return NASRCP/NASRCN
out	<i>psw_ovr</i>	pointer to return the 2.5v override

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner,
- SC_ERR_UNAVAILABLE if process not applicable

Refer to the SoC Pad List for valid pad values.

12.27.3.17 pad_init()

```

void pad_init (
    sc_bool_t api_phase )

```

Internal SC function to initializes the PAD service.

Parameters

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a api_phase = SC_TRUE, otherwise initializes the HW managed by the PAD service. API must be

initialized before anything else is done with the service.

12.27.3.18 pad_set()

```
sc_err_t pad_set (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t val )
```

Internal SC function to set the pad value.

See also

[sc_pad_set\(\)](#).

12.27.3.19 pad_set_mux()

```
sc_err_t pad_set_mux (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso )
```

Internal SC function to set the pad mux.

See also

[sc_pad_set_mux\(\)](#).

12.27.3.20 pad_set_gp()

```
sc_err_t pad_set_gp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t ctrl )
```

Internal SC function to set the pad control.

See also

[sc_pad_set_gp\(\)](#).

12.27.3.21 pad_set_wakeup()

```
sc_err_t pad_set_wakeup (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_wakeup_t wakeup )
```

Internal SC function to set the pad wakeup control.

See also

[sc_pad_set_wakeup\(\)](#).

12.27.3.22 pad_set_all()

```
sc_err_t pad_set_all (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t mux,
    sc_pad_config_t config,
    sc_pad_iso_t iso,
    uint32_t ctrl,
    sc_pad_wakeup_t wakeup )
```

Internal SC function to configure a pad.

See also

[sc_pad_set_all\(\)](#).

12.27.3.23 pad_get()

```
sc_err_t pad_get (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t * val )
```

Internal SC function to get the pad value.

See also

[sc_pad_get\(\)](#).

12.27.3.24 pad_get_mux()

```
sc_err_t pad_get_mux (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso )
```

Internal SC function to get the pad mux.

See also

[sc_pad_get_mux\(\)](#).

12.27.3.25 pad_get_gp()

```
sc_err_t pad_get_gp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint32_t * ctrl )
```

Internal SC function to get the pad control.

See also

[sc_pad_get_gp\(\)](#).

12.27.3.26 pad_get_wakeup()

```
sc_err_t pad_get_wakeup (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_wakeup_t * wakeup )
```

Internal SC function to get the pad wakeup control.

See also

[sc_pad_get_wakeup\(\)](#).

12.27.3.27 pad_get_all()

```
sc_err_t pad_get_all (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t * mux,
    sc_pad_config_t * config,
    sc_pad_iso_t * iso,
    uint32_t * ctrl,
    sc_pad_wakeup_t * wakeup )
```

Internal SC function to get a pad's configuration.

See also

[sc_pad_get_all\(\)](#).

12.27.3.28 pad_set_gp_28fdsoi()

```
sc_err_t pad_set_gp_28fdsoi (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t dse,
    sc_pad_28fdsoi_ps_t ps )
```

Internal SC function to set the pad control specific to 28FDSOI.

See also

[sc_pad_set_gp_28fdsoi\(\)](#).

Examples

[board.c](#).

12.27.3.29 pad_get_gp_28fdsoi()

```
sc_err_t pad_get_gp_28fdsoi (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_pad_28fdsoi_ps_t * ps )
```

Internal SC function to get the pad control specific to 28FDSOI.

See also

[sc_pad_get_gp_28fdsoi\(\)](#).

12.27.3.30 pad_set_gp_28fdsoi_hsic()

```
sc_err_t pad_set_gp_28fdsoi_hsic (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t dse,
    sc_bool_t hyp,
    sc_pad_28fdsoi_pus_t pus,
    sc_bool_t pke,
    sc_bool_t pue )
```

Internal SC function to set the pad control specific to 28FDSOI.

See also

[sc_pad_set_gp_28fdsoi_hsic\(\)](#).

12.27.3.31 pad_get_gp_28fdsoi_hsic()

```
sc_err_t pad_get_gp_28fdsoi_hsic (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    sc_pad_28fdsoi_dse_t * dse,
    sc_bool_t * hyp,
    sc_pad_28fdsoi_pus_t * pus,
    sc_bool_t * pke,
    sc_bool_t * pue )
```

Internal SC function to get the pad control specific to 28FDSOI.

See also

[sc_pad_get_gp_28fdsoi_hsic\(\)](#).

12.27.3.32 pad_set_gp_28fdsoi_comp()

```
sc_err_t pad_set_gp_28fdsoi_comp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t compen,
    sc_bool_t fastfrz,
    uint8_t rasrcp,
    uint8_t rasrcn,
    sc_bool_t nasrc_sel,
    sc_bool_t psw_ovr )
```

Internal SC function to set the pad compensation specific to 28FDSOI.

See also

[sc_pad_set_gp_28fdsoi_comp\(\)](#).

12.27.3.33 pad_get_gp_28fdsoi_comp()

```
sc_err_t pad_get_gp_28fdsoi_comp (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad,
    uint8_t * compen,
    sc_bool_t * fastfrz,
    uint8_t * rasrcp,
    uint8_t * rasrcn,
    sc_bool_t * nasrc_sel,
    sc_bool_t * compok,
    uint8_t * nasrc,
    sc_bool_t * psw_ovr )
```

Internal SC function to get the compensation control specific to 28FDSOI.

See also

[sc_pad_get_gp_28fdsoi_comp\(\)](#).

12.27.3.34 pad_map_irq()

```
sc_pad_t pad_map_irq (
    uint8_t irq,
    uint8_t idx )
```

Internal function to map pad irq and index to pad resource.

Parameters

in	<i>irq</i>	irq of pad
out	<i>idx</i>	index within irq

Returns

Returns the pad mapping.

If invalid irq or idx then return is $\geq$ SC_NUM_PAD.

12.28 (SVC) Miscellaneous Service

Module for the Miscellaneous (MISC) service.

Macros

- #define `SC_MISC_DMA_GRP_MAX` 31U
Max DMA channel priority group.

Typedefs

- typedef `uint8_t sc_misc_dma_group_t`
This type is used to store a DMA channel priority group.
- typedef `uint8_t sc_misc_boot_status_t`
This type is used report boot status.
- typedef `uint8_t sc_misc_seco_auth_cmd_t`
This type is used to issue SECO authenticate commands.
- typedef `uint8_t sc_misc_temp_t`
This type is used report boot status.
- typedef `uint8_t sc_misc_bt_t`
This type is used report the boot type.

Defines for type widths

- #define `SC_MISC_DMA_GRP_W` 5U
Width of `sc_misc_dma_group_t`.

Defines for `sc_misc_boot_status_t`

- #define `SC_MISC_BOOT_STATUS_SUCCESS` 0U
Success.
- #define `SC_MISC_BOOT_STATUS_SECURITY` 1U
Security violation.

Defines for `sc_misc_temp_t`

- #define `SC_MISC_TEMP` 0U
Temp sensor.
- #define `SC_MISC_TEMP_HIGH` 1U
Temp high alarm.
- #define `SC_MISC_TEMP_LOW` 2U
Temp low alarm.

Defines for `sc_misc_seco_auth_cmd_t`

- `#define SC_MISC_AUTH_CONTAINER 0U`
Authenticate container.
- `#define SC_MISC_VERIFY_IMAGE 1U`
Verify image.
- `#define SC_MISC_REL_CONTAINER 2U`
Release container.
- `#define SC_MISC_SECO_AUTH_SECO_FW 3U`
SECO Firmware.
- `#define SC_MISC_SECO_AUTH_HDMI_TX_FW 4U`
HDMI TX Firmware.
- `#define SC_MISC_SECO_AUTH_HDMI_RX_FW 5U`
HDMI RX Firmware.

Defines for `sc_misc_bt_t`

- `#define SC_MISC_BT_PRIMARY 0U`
Primary boot.
- `#define SC_MISC_BT_SECONDARY 1U`
Secondary boot.
- `#define SC_MISC_BT_RECOVERY 2U`
Recovery boot.
- `#define SC_MISC_BT_MANUFACTURE 3U`
Manufacture boot.
- `#define SC_MISC_BT_SERIAL 4U`
Serial boot.

Control Functions

- `sc_err_t sc_misc_set_control` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` val)
This function sets a miscellaneous control value.
- `sc_err_t sc_misc_get_control` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_ctrl_t` ctrl, `uint32_t` *val)
This function gets a miscellaneous control value.

DMA Functions

- `sc_err_t sc_misc_set_max_dma_group` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_misc_dma_group_t` max)
This function configures the max DMA channel priority group for a partition.
- `sc_err_t sc_misc_set_dma_group` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_misc_dma_group_t` group)
This function configures the priority group for a DMA channel.

Security Functions

- `sc_err_t sc_misc_seco_image_load` (`sc_ipc_t` ipc, `sc_faddr_t` addr_src, `sc_faddr_t` addr_dst, `uint32_t` len, `sc_bool_t` fw)
- `sc_err_t sc_misc_seco_authenticate` (`sc_ipc_t` ipc, `sc_misc_seco_auth_cmd_t` cmd, `sc_faddr_t` addr)
- `sc_err_t sc_misc_seco_fuse_write` (`sc_ipc_t` ipc, `sc_faddr_t` addr)
- `sc_err_t sc_misc_seco_enable_debug` (`sc_ipc_t` ipc, `sc_faddr_t` addr)
- `sc_err_t sc_misc_seco_forward_lifecycle` (`sc_ipc_t` ipc, `uint32_t` change)
- `sc_err_t sc_misc_seco_return_lifecycle` (`sc_ipc_t` ipc, `sc_faddr_t` addr)
- `void sc_misc_seco_build_info` (`sc_ipc_t` ipc, `uint32_t` *version, `uint32_t` *commit)
- `sc_err_t sc_misc_seco_chip_info` (`sc_ipc_t` ipc, `uint16_t` *lc, `uint16_t` *monotonic, `uint32_t` *uid_l, `uint32_t` *uid_h)
- `sc_err_t sc_misc_seco_attest_mode` (`sc_ipc_t` ipc, `uint32_t` mode)
- `sc_err_t sc_misc_seco_attest` (`sc_ipc_t` ipc, `uint64_t` nonce)
- `sc_err_t sc_misc_seco_get_attest_pkey` (`sc_ipc_t` ipc, `sc_faddr_t` addr)
- `sc_err_t sc_misc_seco_get_attest_sign` (`sc_ipc_t` ipc, `sc_faddr_t` addr)
- `sc_err_t sc_misc_seco_attest_verify` (`sc_ipc_t` ipc, `sc_faddr_t` addr)
- `sc_err_t sc_misc_seco_commit` (`sc_ipc_t` ipc, `uint32_t` *info)

Debug Functions

- `void sc_misc_debug_out` (`sc_ipc_t` ipc, `uint8_t` ch)
This function is used output a debug character from the SCU UART.
- `sc_err_t sc_misc_waveform_capture` (`sc_ipc_t` ipc, `sc_bool_t` enable)
This function starts/stops emulation waveform capture.
- `void sc_misc_build_info` (`sc_ipc_t` ipc, `uint32_t` *build, `uint32_t` *commit)
This function is used to return the SCFW build info.
- `void sc_misc_api_ver` (`sc_ipc_t` ipc, `uint16_t` *cl_maj, `uint16_t` *cl_min, `uint16_t` *sv_maj, `uint16_t` *sv_min)
This function is used to return the SCFW API versions.
- `void sc_misc_unique_id` (`sc_ipc_t` ipc, `uint32_t` *id_l, `uint32_t` *id_h)
This function is used to return the device's unique ID.

Other Functions

- `sc_err_t sc_misc_set_ari` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_rsrc_t` resource_mst, `uint16_t` ari, `sc_bool_t` enable)
This function configures the ARI match value for PCIe/SATA resources.
- `void sc_misc_boot_status` (`sc_ipc_t` ipc, `sc_misc_boot_status_t` status)
This function reports boot status.
- `sc_err_t sc_misc_boot_done` (`sc_ipc_t` ipc, `sc_rsrc_t` cpu)
This function tells the SCFW that a CPU is done booting.
- `sc_err_t sc_misc_otp_fuse_read` (`sc_ipc_t` ipc, `uint32_t` word, `uint32_t` *val)
This function reads a given fuse word index.
- `sc_err_t sc_misc_otp_fuse_write` (`sc_ipc_t` ipc, `uint32_t` word, `uint32_t` val)
This function writes a given fuse word index.
- `sc_err_t sc_misc_set_temp` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_misc_temp_t` temp, `int16_t` celsius, `int8_t` tenths)
This function sets a temp sensor alarm.

- `sc_err_t sc_misc_get_temp` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_misc_temp_t temp`, `int16_t *celsius`, `int8_t *tenths`)
This function gets a temp sensor value.
- `void sc_misc_get_boot_dev` (`sc_ipc_t ipc`, `sc_rsrc_t *dev`)
This function returns the boot device.
- `sc_err_t sc_misc_get_boot_type` (`sc_ipc_t ipc`, `sc_misc_bt_t *type`)
This function returns the boot type.
- `void sc_misc_get_button_status` (`sc_ipc_t ipc`, `sc_bool_t *status`)
This function returns the current status of the ON/OFF button.
- `sc_err_t sc_misc_rompatch_checksum` (`sc_ipc_t ipc`, `uint32_t *checksum`)
This function returns the ROM patch checksum.
- `sc_err_t sc_misc_board_ioctl` (`sc_ipc_t ipc`, `uint32_t *parm1`, `uint32_t *parm2`, `uint32_t *parm3`)
This function calls the board IOCTL function.

Internal Functions

- `void misc_init` (`sc_bool_t api_phase`)
Internal SC function to initialize the MISC service.
- `sc_err_t misc_set_control` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_ctrl_t ctrl`, `uint32_t val`)
Internal SC function to set a miscellaneous control value.
- `sc_err_t misc_get_control` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_ctrl_t ctrl`, `uint32_t *val`)
Internal SC function to get a miscellaneous control value.
- `sc_err_t misc_set_ari` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_rsrc_t resource_mst`, `uint16_t ari`, `sc_bool_t enable`)
Internal SC function to configure the ARI translation for PCIe/SATA resources.
- `sc_err_t misc_set_max_dma_group` (`sc_rm_pt_t caller_pt`, `sc_rm_pt_t pt`, `sc_misc_dma_group_t max`)
Internal SC function to configure max DMA channel priority group for a partition.
- `sc_err_t misc_set_dma_group` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_misc_dma_group_t group`)
Internal SC function to configure the priority group for a DMA channel.
- `void misc_boot_status` (`sc_rm_pt_t caller_pt`, `sc_misc_boot_status_t status`)
Internal SC function to report boot status.
- `sc_err_t misc_boot_done` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t cpu`)
Internal SC function to report a CPU has finished initialization.
- `sc_err_t misc_boot_done_wait` (`sc_rsrc_t cpu`)
Internal SC function to wait for a CPU to be done booting.
- `sc_err_t misc_waveform_capture` (`sc_rm_pt_t caller_pt`, `sc_bool_t enable`)
Internal SC function to start/stop emulation waveform capture.
- `sc_err_t misc_seco_image_load` (`sc_rm_pt_t caller_pt`, `sc_faddr_t addr_src`, `sc_faddr_t addr_dst`, `uint32_t len`, `sc_bool_t fw`)
Internal SC function to load a SECO image.
- `sc_err_t misc_seco_authenticate` (`sc_rm_pt_t caller_pt`, `sc_misc_seco_auth_cmd_t cmd`, `sc_faddr_t addr`)
Internal SC function to authenticate a SECO image or command.
- `sc_err_t misc_seco_fuse_write` (`sc_rm_pt_t caller_pt`, `sc_faddr_t addr`)
Internal SC function to securely write a group of fuse words.
- `sc_err_t misc_seco_enable_debug` (`sc_rm_pt_t caller_pt`, `sc_faddr_t addr`)
Internal SC function to securely enable debug.
- `sc_err_t misc_seco_forward_lifecycle` (`sc_rm_pt_t caller_pt`, `uint32_t change`)

- Internal SC function to update the lifecycle.*

 - `sc_err_t misc_seco_return_lifecycle (sc_rm_pt_t caller_pt, sc_faddr_t addr)`
- Internal SC function to securely reverse the lifecycle.*

 - `void misc_seco_build_info (sc_rm_pt_t caller_pt, uint32_t *version, uint32_t *commit)`
- Internal SC function to return SECO FW version info.*

 - `sc_err_t misc_seco_chip_info (sc_rm_pt_t caller_pt, uint16_t *lc, uint16_t *monotonic, uint32_t *uid_l, uint32_t *uid_h)`
- Internal SC function to return SECO chip info.*

 - `sc_err_t misc_seco_attest_mode (sc_rm_pt_t caller_pt, uint32_t mode)`
- Internal SC function to set the attestation mode.*

 - `sc_err_t misc_seco_attest (sc_rm_pt_t caller_pt, uint64_t nonce)`
- Internal SC function to request atestation.*

 - `sc_err_t misc_seco_get_attest_pkey (sc_rm_pt_t caller_pt, sc_faddr_t addr)`
- Internal SC function to retrieve attestation public key.*

 - `sc_err_t misc_seco_get_attest_sign (sc_rm_pt_t caller_pt, sc_faddr_t addr)`
- Internal SC function to retrieve attestation signature and parameters.*

 - `sc_err_t misc_seco_attest_verify (sc_rm_pt_t caller_pt, sc_faddr_t addr)`
- Internal SC function to verify attestation.*

 - `sc_err_t misc_seco_commit (sc_rm_pt_t caller_pt, uint32_t *info)`
- Internal SC function to commit SRK/FW changes.*

 - `void misc_debug_out (sc_rm_pt_t caller_pt, uint8_t ch)`
- Internal SC function to output a debug character.*

 - `sc_err_t misc_otf_fuse_read (sc_rm_pt_t caller_pt, uint32_t word, uint32_t *val)`
- Internal SC function to read otf fuse word.*

 - `sc_err_t misc_otf_fuse_write (sc_rm_pt_t caller_pt, uint32_t word, uint32_t val)`
- Internal SC function to write otf fuse word.*

 - `sc_bool_t misc_has_temp (sc_rsrc_t resource)`
- This function reports if a resource has a temp sensor.*

 - `sc_err_t misc_set_temp (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t celsius, int8_t tenths)`
- Internal SC function to set a temp sensor alarm.*

 - `sc_err_t misc_get_temp (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_misc_temp_t temp, int16_t *celsius, int8_t *tenths)`
- Internal SC function to get a temp sensor value.*

 - `void misc_build_info (sc_rm_pt_t caller_pt, uint32_t *build, uint32_t *commit)`
- Internal SC function to return SCFW build info.*

 - `void misc_unique_id (sc_rm_pt_t caller_pt, uint32_t *id_l, uint32_t *id_h)`
- Internal SC function to return the device unique ID.*

 - `void misc_get_boot_dev (sc_rm_pt_t caller_pt, sc_rsrc_t *dev)`
- Internal SC function to return the boot device.*

 - `sc_err_t misc_get_boot_type (sc_rm_pt_t caller_pt, sc_misc_bt_t *type)`
- Internal SC function to return the boot type.*

 - `void misc_get_button_status (sc_rm_pt_t caller_pt, sc_bool_t *status)`
- Internal SC function to return the current status of the ON/OFF button.*

 - `sc_err_t misc_rompatch_checksum (sc_rm_pt_t caller_pt, uint32_t *checksum)`
- Internal SC function to return the ROM patch checksum.*

 - `sc_err_t misc_board_ioctl (sc_rsrc_t mu, uint32_t *parm1, uint32_t *parm2, uint32_t *parm3)`
- Internal SC function to call board IOCTL.*

 - `void misc_api_ver (sc_rm_pt_t caller_pt, uint16_t *cl_maj, uint16_t *cl_min, uint16_t *sv_maj, uint16_t *sv_min)`
- Internal SC function to return API version info.*

12.28.1 Detailed Description

Module for the Miscellaneous (MISC) service.

12.28.2 Function Documentation

12.28.2.1 `sc_misc_set_control()`

```
sc_err_t sc_misc_set_control (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t val )
```

This function sets a miscellaneous control value.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource the control is associated with
in	<i>ctrl</i>	control to change
in	<i>val</i>	value to apply to the control

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the Control List for valid control values.

12.28.2.2 `sc_misc_get_control()`

```
sc_err_t sc_misc_get_control (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t * val )
```

This function gets a miscellaneous control value.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource the control is associated with
in	<i>ctrl</i>	control to get
out	<i>val</i>	pointer to return the control value

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner

Refer to the Control List for valid control values.

12.28.2.3 sc_misc_set_max_dma_group()

```
sc_err_t sc_misc_set_max_dma_group (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_misc_dma_group_t max )
```

This function configures the max DMA channel priority group for a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to assign <i>max</i>
in	<i>max</i>	max priority group (0-31)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the parent of the affected partition

Valid *max* range is 0-31 with 0 being the lowest and 31 the highest. Default is the max priority group for the parent partition of *pt*.

12.28.2.4 sc_misc_set_dma_group()

```
sc_err_t sc_misc_set_dma_group (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_misc_dma_group_t group )
```

This function configures the priority group for a DMA channel.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	DMA channel resource
in	<i>group</i>	priority group (0-31)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the owner or parent of the owner of the DMA channel

Valid *group* range is 0-31 with 0 being the lowest and 31 the highest. The max value of *group* is limited by the partition max set using [sc_misc_set_max_dma_group\(\)](#).

12.28.2.5 sc_misc_seco_image_load()

```
sc_err_t sc_misc_seco_image_load (
    sc_ipc_t ipc,
    sc_faddr_t addr_src,
    sc_faddr_t addr_dst,
    uint32_t len,
    sc_bool_t fw )
```

Deprecated Use [sc_seco_image_load\(\)](#) instead.

12.28.2.6 sc_misc_seco_authenticate()

```
sc_err_t sc_misc_seco_authenticate (
    sc_ipc_t ipc,
    sc_misc_seco_auth_cmd_t cmd,
    sc_faddr_t addr )
```

Deprecated Use [sc_seco_authenticate\(\)](#) instead.

12.28.2.7 `sc_misc_seco_fuse_write()`

```
sc_err_t sc_misc_seco_fuse_write (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

Deprecated Use `sc_seco_fuse_write()` instead.

12.28.2.8 `sc_misc_seco_enable_debug()`

```
sc_err_t sc_misc_seco_enable_debug (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

Deprecated Use `sc_seco_enable_debug()` instead.

12.28.2.9 `sc_misc_seco_forward_lifecycle()`

```
sc_err_t sc_misc_seco_forward_lifecycle (
    sc_ipc_t ipc,
    uint32_t change )
```

Deprecated Use `sc_seco_forward_lifecycle()` instead.

12.28.2.10 `sc_misc_seco_return_lifecycle()`

```
sc_err_t sc_misc_seco_return_lifecycle (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

Deprecated Use `sc_seco_return_lifecycle()` instead.

12.28.2.11 `sc_misc_seco_build_info()`

```
void sc_misc_seco_build_info (
    sc_ipc_t ipc,
    uint32_t * version,
    uint32_t * commit )
```

Deprecated Use `sc_seco_build_info()` instead.

12.28.2.12 `sc_misc_seco_chip_info()`

```
sc_err_t sc_misc_seco_chip_info (
    sc_ipc_t ipc,
    uint16_t * lc,
    uint16_t * monotonic,
    uint32_t * uid_l,
    uint32_t * uid_h )
```

Deprecated Use `sc_seco_chip_info()` instead.

12.28.2.13 `sc_misc_seco_attest_mode()`

```
sc_err_t sc_misc_seco_attest_mode (
    sc_ipc_t ipc,
    uint32_t mode )
```

Deprecated Use `sc_seco_attest_mode()` instead.

12.28.2.14 `sc_misc_seco_attest()`

```
sc_err_t sc_misc_seco_attest (
    sc_ipc_t ipc,
    uint64_t nonce )
```

Deprecated Use `sc_seco_attest()` instead.

12.28.2.15 `sc_misc_seco_get_attest_pkey()`

```
sc_err_t sc_misc_seco_get_attest_pkey (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

Deprecated Use `sc_seco_get_attest_pkey()` instead.

12.28.2.16 `sc_misc_seco_get_attest_sign()`

```
sc_err_t sc_misc_seco_get_attest_sign (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

Deprecated Use `sc_seco_get_attest_sign()` instead.

12.28.2.17 `sc_misc_seco_attest_verify()`

```
sc_err_t sc_misc_seco_attest_verify (
    sc_ipc_t ipc,
    sc_faddr_t addr )
```

Deprecated Use `sc_seco_attest_verify()` instead.

12.28.2.18 `sc_misc_seco_commit()`

```
sc_err_t sc_misc_seco_commit (
    sc_ipc_t ipc,
    uint32_t * info )
```

Deprecated Use `sc_seco_commit()` instead.

12.28.2.19 `sc_misc_debug_out()`

```
void sc_misc_debug_out (
    sc_ipc_t ipc,
    uint8_t ch )
```

This function is used output a debug character from the SCU UART.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>ch</i>	character to output

12.28.2.20 sc_misc_waveform_capture()

```
sc_err_t sc_misc_waveform_capture (
    sc_ipc_t ipc,
    sc_bool_t enable )
```

This function starts/stops emulation waveform capture.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>enable</i>	flag to enable/disable capture

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_UNAVAILABLE if not running on emulation

12.28.2.21 sc_misc_build_info()

```
void sc_misc_build_info (
    sc_ipc_t ipc,
    uint32_t * build,
    uint32_t * commit )
```

This function is used to return the SCFW build info.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>build</i>	pointer to return build number
out	<i>commit</i>	pointer to return commit ID (git SHA-1)

12.28.2.22 sc_misc_api_ver()

```
void sc_misc_api_ver (
    sc_ipc_t ipc,
    uint16_t * cl_maj,
    uint16_t * cl_min,
    uint16_t * sv_maj,
    uint16_t * sv_min )
```

This function is used to return the SCFW API versions.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>cl_maj</i>	pointer to return major part of client version
out	<i>cl_min</i>	pointer to return minor part of client version
out	<i>sv_maj</i>	pointer to return major part of SCFW version
out	<i>sv_min</i>	pointer to return minor part of SCFW version

Client verion is the version of the API ported to and used by the caller. SCFW version is the version of the SCFW binary running on the CPU.

Note a major version difference indicates a break in compatibility.

12.28.2.23 sc_misc_unique_id()

```
void sc_misc_unique_id (
    sc_ipc_t ipc,
    uint32_t * id_l,
    uint32_t * id_h )
```

This function is used to return the device's unique ID.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>id↔ _l</i>	pointer to return lower 32-bit of ID [31:0]
out	<i>id↔ _h</i>	pointer to return upper 32-bits of ID [63:32]

12.28.2.24 sc_misc_set_ari()

```
sc_err_t sc_misc_set_ari (
    sc_ipc_t ipc,
```

```

sc_rsrc_t resource,
sc_rsrc_t resource_mst,
uint16_t ari,
sc_bool_t enable )

```

This function configures the ARI match value for PCIe/SATA resources.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	match resource
in	<i>resource_mst</i>	PCIe/SATA master to match
in	<i>ari</i>	ARI to match
in	<i>enable</i>	enable match or not

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the owner or parent of the owner of the resource and translation

For PCIe, the ARI is the 16-bit value that includes the bus number, device number, and function number. For SATA, this value includes the FISType and PM_Port.

12.28.2.25 sc_misc_boot_status()

```

void sc_misc_boot_status (
    sc_ipc_t ipc,
    sc_misc_boot_status_t status )

```

This function reports boot status.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>status</i>	boot status This is used by SW partitions to report status of boot. This is normally used to report a boot failure.

12.28.2.26 sc_misc_boot_done()

```

sc_err_t sc_misc_boot_done (
    sc_ipc_t ipc,
    sc_rsrc_t cpu )

```


This function tells the SCFW that a CPU is done booting.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>cpu</i>	CPU that is done booting

This is called by early booting CPUs to report they are done with initialization. After starting early CPUs, the SCFW halts the booting process until they are done. During this time, early CPUs can call the SCFW with lower latency as the SCFW is idle.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the CPU owner

12.28.2.27 sc_misc_otf_fuse_read()

```
sc_err_t sc_misc_otf_fuse_read (
    sc_ipc_t ipc,
    uint32_t word,
    uint32_t * val )
```

This function reads a given fuse word index.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>word</i>	fuse word index
out	<i>val</i>	fuse read value

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_NOACCESS if read operation failed
- SC_ERR_LOCKED if read operation is locked

12.28.2.28 sc_misc_otf_fuse_write()

```
sc_err_t sc_misc_otf_fuse_write (
    sc_ipc_t ipc,
    uint32_t word,
    uint32_t val )
```

This function writes a given fuse word index.

Only the owner of the SC_R_SYSTEM resource or a partition with access permissions to SC_R_SYSTEM can do this.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>word</i>	fuse word index
in	<i>val</i>	fuse write value

The command is passed as is to SECO. SECO uses part of the *word* parameter to indicate if the fuse should be locked after programming. See the "Write common fuse" section of the Security Reference Manual (SRM) for more info.

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if word fuse index param out of range or invalid
- SC_ERR_NOACCESS if caller does not have SC_R_SYSTEM access
- SC_ERR_NOACCESS if write operation failed
- SC_ERR_LOCKED if write operation is locked

12.28.2.29 sc_misc_set_temp()

```
sc_err_t sc_misc_set_temp (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t celsius,
    int8_t tenths )
```

This function sets a temp sensor alarm.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource with sensor
in	<i>temp</i>	alarm to set
in	<i>celsius</i>	whole part of temp to set
in	<i>tenths</i>	fractional part of temp to set

Returns

Returns and error code (SC_ERR_NONE = success).

This function will enable the alarm interrupt if the temp requested is not the min/max temp. This enable automatically clears when the alarm occurs and this function has to be called again to re-enable.

Return errors codes:

- SC_ERR_PARM if parameters invalid
- SC_ERR_NOACCESS if caller does not own the resource
- SC_ERR_NOPOWER if power domain of resource not powered

12.28.2.30 sc_misc_get_temp()

```
sc_err_t sc_misc_get_temp (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t * celsius,
    int8_t * tenths )
```

This function gets a temp sensor value.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource with sensor
in	<i>temp</i>	value to get (sensor or alarm)
out	<i>celsius</i>	whole part of temp to get
out	<i>tenths</i>	fractional part of temp to get

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors codes:

- SC_ERR_PARM if parameters invalid
- SC_ERR_BUSY if temp not ready yet (time delay after power on)
- SC_ERR_NOPOWER if power domain of resource not powered

12.28.2.31 sc_misc_get_boot_dev()

```
void sc_misc_get_boot_dev (
    sc_ipc_t ipc,
    sc_rsrc_t * dev )
```

This function returns the boot device.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>dev</i>	pointer to return boot device

12.28.2.32 sc_misc_get_boot_type()

```
sc_err_t sc_misc_get_boot_type (
    sc_ipc_t ipc,
    sc_misc_bt_t * type )
```

This function returns the boot type.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>type</i>	pointer to return boot type

Returns

Returns and error code (SC_ERR_NONE = success).

Return errors code:

- SC_ERR_UNAVAILABLE if type not passed by ROM

12.28.2.33 sc_misc_get_button_status()

```
void sc_misc_get_button_status (
    sc_ipc_t ipc,
    sc_bool_t * status )
```

This function returns the current status of the ON/OFF button.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>status</i>	pointer to return button status

12.28.2.34 sc_misc_rompatch_checksum()

```
sc_err_t sc_misc_rompatch_checksum (
    sc_ipc_t ipc,
    uint32_t * checksum )
```

This function returns the ROM patch checksum.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>checksum</i>	pointer to return checksum

Returns

Returns and error code (SC_ERR_NONE = success).

12.28.2.35 sc_misc_board_ioctl()

```
sc_err_t sc_misc_board_ioctl (
    sc_ipc_t ipc,
    uint32_t * parm1,
    uint32_t * parm2,
    uint32_t * parm3 )
```

This function calls the board IOCTL function.

Parameters

in	<i>ipc</i>	IPC handle
in, out	<i>parm1</i>	pointer to pass parameter 1
in, out	<i>parm2</i>	pointer to pass parameter 2
in, out	<i>parm3</i>	pointer to pass parameter 3

Returns

Returns and error code (SC_ERR_NONE = success).

12.28.2.36 misc_init()

```
void misc_init (
    sc_bool_t api_phase )
```

Internal SC function to initialize the MISC service.

Parameters

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if *api_phase* = SC_TRUE, otherwise initializes the HW managed by the MISC service. API must be initialized before anything else is done with the service.

12.28.2.37 misc_set_control()

```
sc_err_t misc_set_control (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t val )
```

Internal SC function to set a miscellaneous control value.

See also

[sc_misc_set_control\(\)](#).

12.28.2.38 misc_get_control()

```
sc_err_t misc_get_control (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_ctrl_t ctrl,
    uint32_t * val )
```

Internal SC function to get a miscellaneous control value.

See also

[sc_misc_get_control\(\)](#).

12.28.2.39 misc_set_ari()

```
sc_err_t misc_set_ari (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rsrc_t resource_mst,
    uint16_t ari,
    sc_bool_t enable )
```

Internal SC function to configure the ARI translation for PCIe/SATA resources.

See also

[sc_misc_set_ari\(\)](#).

12.28.2.40 misc_set_max_dma_group()

```
sc_err_t misc_set_max_dma_group (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_misc_dma_group_t max )
```

Internal SC function to configure max DMA channel priority group for a partition.

See also

[sc_misc_set_max_dma_group\(\)](#).

12.28.2.41 misc_set_dma_group()

```
sc_err_t misc_set_dma_group (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_misc_dma_group_t group )
```

Internal SC function to configure the priority group for a DMA channel.

See also

[sc_misc_set_dma_group\(\)](#).

12.28.2.42 misc_boot_status()

```
void misc_boot_status (
    sc_rm_pt_t caller_pt,
    sc_misc_boot_status_t status )
```

Internal SC function to report boot status.

See also

[sc_misc_boot_status\(\)](#).

12.28.2.43 misc_boot_done()

```
sc_err_t misc_boot_done (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t cpu )
```

Internal SC function to report a CPU has finished initialization.

See also

[sc_misc_boot_done\(\)](#).

12.28.2.44 misc_boot_done_wait()

```
sc_err_t misc_boot_done_wait (
    sc_rsrc_t cpu )
```

Internal SC function to wait for a CPU to be done booting.

Parameters

in	<i>cpu</i>	CPU to wait for
----	------------	-----------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.28.2.45 misc_waveform_capture()

```
sc_err_t misc_waveform_capture (
    sc_rm_pt_t caller_pt,
    sc_bool_t enable )
```

Internal SC function to start/stop emulation waveform capture.

See also

[sc_misc_waveform_capture\(\)](#).

12.28.2.46 misc_seco_image_load()

```
sc_err_t misc_seco_image_load (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr_src,
    sc_faddr_t addr_dst,
    uint32_t len,
    sc_bool_t fw )
```

Internal SC function to load a SECO image.

See also

[sc_misc_seco_image_load\(\)](#).

12.28.2.47 misc_seco_authenticate()

```
sc_err_t misc_seco_authenticate (
    sc_rm_pt_t caller_pt,
    sc_misc_seco_auth_cmd_t cmd,
    sc_faddr_t addr )
```

Internal SC function to authenticate a SECO image or command.

See also

[sc_misc_seco_authenticate\(\)](#).

12.28.2.48 misc_seco_fuse_write()

```
sc_err_t misc_seco_fuse_write (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely write a group of fuse words.

See also

[sc_misc_seco_fuse_write\(\)](#).

12.28.2.49 misc_seco_enable_debug()

```
sc_err_t misc_seco_enable_debug (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely enable debug.

See also

[sc_misc_seco_enabled_debug\(\)](#).

12.28.2.50 misc_seco_forward_lifecycle()

```
sc_err_t misc_seco_forward_lifecycle (
    sc_rm_pt_t caller_pt,
    uint32_t change )
```

Internal SC function to update the lifecycle.

See also

[sc_misc_seco_forward_lifecycle\(\)](#).

12.28.2.51 misc_seco_return_lifecycle()

```
sc_err_t misc_seco_return_lifecycle (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to securely reverse the lifecycle.

See also

[sc_misc_seco_return_lifecycle\(\)](#).

12.28.2.52 misc_seco_build_info()

```
void misc_seco_build_info (
    sc_rm_pt_t caller_pt,
    uint32_t * version,
    uint32_t * commit )
```

Internal SC function to return SECO FW version info.

See also

[sc_misc_seco_build_info\(\)](#).

12.28.2.53 misc_seco_chip_info()

```
sc_err_t misc_seco_chip_info (
    sc_rm_pt_t caller_pt,
    uint16_t * lc,
    uint16_t * monotonic,
    uint32_t * uid_l,
    uint32_t * uid_h )
```

Internal SC function to return SECO chip info.

See also

[sc_misc_seco_chip_info\(\)](#).

12.28.2.54 misc_seco_attest_mode()

```
sc_err_t misc_seco_attest_mode (
    sc_rm_pt_t caller_pt,
    uint32_t mode )
```

Internal SC function to set the attestation mode.

See also

[sc_misc_seco_attest_mode\(\)](#).

12.28.2.55 misc_seco_attest()

```
sc_err_t misc_seco_attest (
    sc_rm_pt_t caller_pt,
    uint64_t nonce )
```

Internal SC function to request atestation.

See also

[sc_misc_seco_attest\(\)](#).

12.28.2.56 misc_seco_get_attest_pkey()

```
sc_err_t misc_seco_get_attest_pkey (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to retrieve atestation public key.

See also

[sc_misc_seco_get_attest_pkey\(\)](#).

12.28.2.57 misc_seco_get_attest_sign()

```
sc_err_t misc_seco_get_attest_sign (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to retrieve atestation signature and parameters.

See also

[sc_misc_seco_get_attest_sign\(\)](#).

12.28.2.58 misc_seco_attest_verify()

```
sc_err_t misc_seco_attest_verify (
    sc_rm_pt_t caller_pt,
    sc_faddr_t addr )
```

Internal SC function to verify atestation.

See also

[sc_misc_seco_attest_verify\(\)](#).

12.28.2.59 misc_seco_commit()

```
sc_err_t misc_seco_commit (
    sc_rm_pt_t caller_pt,
    uint32_t * info )
```

Internal SC function to commit SRK/FW changes.

See also

[sc_misc_seco_commit\(\)](#).

12.28.2.60 misc_debug_out()

```
void misc_debug_out (
    sc_rm_pt_t caller_pt,
    uint8_t ch )
```

Internal SC function to output a debug character.

See also

[sc_misc_debug_out\(\)](#).

12.28.2.61 misc_otf_fuse_read()

```
sc_err_t misc_otf_fuse_read (
    sc_rm_pt_t caller_pt,
    uint32_t word,
    uint32_t * val )
```

Internal SC function to read otf fuse word.

See also

[sc_misc_otf_fuse_read\(\)](#).

12.28.2.62 misc_otf_fuse_write()

```
sc_err_t misc_otf_fuse_write (
    sc_rm_pt_t caller_pt,
    uint32_t word,
    uint32_t val )
```

Internal SC function to write otf fuse word.

See also

[sc_misc_otf_fuse_write\(\)](#).

12.28.2.63 misc_has_temp()

```
sc_bool_t misc_has_temp (
    sc_rsrc_t resource )
```

This function reports if a resource has a temp sensor.

Parameters

in	<i>resource</i>	resource to query
----	-----------------	-------------------

Returns

Returns SC_TRUE if the subsystem containing /a resource has a temp sensor.

12.28.2.64 misc_set_temp()

```
sc_err_t misc_set_temp (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t celsius,
    int8_t tenths )
```

Internal SC function to set a temp sensor alarm.

See also

[sc_misc_set_temp\(\)](#).

12.28.2.65 misc_get_temp()

```
sc_err_t misc_get_temp (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_misc_temp_t temp,
    int16_t * celsius,
    int8_t * tenths )
```

Internal SC function to get a temp sensor value.

See also

[sc_misc_get_temp\(\)](#).

12.28.2.66 misc_build_info()

```
void misc_build_info (
    sc_rm_pt_t caller_pt,
    uint32_t * build,
    uint32_t * commit )
```

Internal SC function to return SCFW build info.

See also

[sc_misc_build_info\(\)](#).

12.28.2.67 misc_unique_id()

```
void misc_unique_id (
    sc_rm_pt_t caller_pt,
    uint32_t * id_l,
    uint32_t * id_h )
```

Internal SC function to return the device unique ID.

See also

[sc_misc_unique_id\(\)](#).

12.28.2.68 misc_get_boot_dev()

```
void misc_get_boot_dev (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t * dev )
```

Internal SC function to return the boot device.

See also

[sc_misc_get_boot_dev\(\)](#).

12.28.2.69 misc_get_boot_type()

```
sc_err_t misc_get_boot_type (
    sc_rm_pt_t caller_pt,
    sc_misc_bt_t * type )
```

Internal SC function to return the boot type.

See also

[sc_misc_get_boot_type\(\)](#).

12.28.2.70 misc_get_button_status()

```
void misc_get_button_status (
    sc_rm_pt_t caller_pt,
    sc_bool_t * status )
```

Internal SC function to return the current status of the ON/OFF button.

See also

[sc_misc_get_button_status\(\)](#).

12.28.2.71 misc_rompatch_checksum()

```
sc_err_t misc_rompatch_checksum (
    sc_rm_pt_t caller_pt,
    uint32_t * checksum )
```

Internal SC function to return the ROM patch checksum.

See also

[sc_misc_rompatch_checksum\(\)](#).

12.28.2.72 misc_board_ioctl()

```
sc_err_t misc_board_ioctl (
    sc_rsrc_t mu,
    uint32_t * parm1,
    uint32_t * parm2,
    uint32_t * parm3 )
```

Internal SC function to call board IOCTL.

See also

[sc_misc_board_ioctl\(\)](#).

12.28.2.73 misc_api_ver()

```
void misc_api_ver (
    sc_rm_pt_t caller_pt,
    uint16_t * cl_maj,
    uint16_t * cl_min,
    uint16_t * sv_maj,
    uint16_t * sv_min )
```

Internal SC function to return API version info.

See also

[sc_misc_api_ver\(\)](#).

12.29 (SVC) Timer Service

Module for the Timer service.

Typedefs

- typedef [uint8_t sc_timer_wdog_action_t](#)
This type is used to configure the watchdog action.
- typedef [uint32_t sc_timer_wdog_time_t](#)
This type is used to declare a watchdog time value in milliseconds.

Defines for type widths

- #define [SC_TIMER_ACTION_W](#) 3U
Width of [sc_timer_wdog_action_t](#).

Defines for [sc_timer_wdog_action_t](#)

- #define [SC_TIMER_WDOG_ACTION_PARTITION](#) 0U
Reset partition.
- #define [SC_TIMER_WDOG_ACTION_WARM](#) 1U
Warm reset system.
- #define [SC_TIMER_WDOG_ACTION_COLD](#) 2U
Cold reset system.
- #define [SC_TIMER_WDOG_ACTION_BOARD](#) 3U
Reset board.
- #define [SC_TIMER_WDOG_ACTION_IRQ](#) 4U
Only generate IRQs.

Wathdog Functions

- [sc_err_t sc_timer_set_wdog_timeout](#) ([sc_ipc_t](#) ipc, [sc_timer_wdog_time_t](#) timeout)
This function sets the watchdog timeout in milliseconds.
- [sc_err_t sc_timer_set_wdog_pre_timeout](#) ([sc_ipc_t](#) ipc, [sc_timer_wdog_time_t](#) pre_timeout)
This function sets the watchdog pre-timeout in milliseconds.
- [sc_err_t sc_timer_start_wdog](#) ([sc_ipc_t](#) ipc, [sc_bool_t](#) lock)
This function starts the watchdog.
- [sc_err_t sc_timer_stop_wdog](#) ([sc_ipc_t](#) ipc)
This function stops the watchdog if it is not locked.
- [sc_err_t sc_timer_ping_wdog](#) ([sc_ipc_t](#) ipc)
This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.
- [sc_err_t sc_timer_get_wdog_status](#) ([sc_ipc_t](#) ipc, [sc_timer_wdog_time_t](#) *timeout, [sc_timer_wdog_time_t](#) *max_timeout, [sc_timer_wdog_time_t](#) *remaining_time)
This function gets the status of the watchdog.
- [sc_err_t sc_timer_pt_get_wdog_status](#) ([sc_ipc_t](#) ipc, [sc_rm_pt_t](#) pt, [sc_bool_t](#) *enb, [sc_timer_wdog_time_t](#) *timeout, [sc_timer_wdog_time_t](#) *remaining_time)
This function gets the status of the watchdog of a partition.
- [sc_err_t sc_timer_set_wdog_action](#) ([sc_ipc_t](#) ipc, [sc_rm_pt_t](#) pt, [sc_timer_wdog_action_t](#) action)
This function configures the action to be taken when a watchdog expires.

Real-Time Clock (RTC) Functions

- `sc_err_t sc_timer_set_rtc_time` (`sc_ipc_t ipc`, `uint16_t year`, `uint8_t mon`, `uint8_t day`, `uint8_t hour`, `uint8_t min`, `uint8_t sec`)
This function sets the RTC time.
- `sc_err_t sc_timer_get_rtc_time` (`sc_ipc_t ipc`, `uint16_t *year`, `uint8_t *mon`, `uint8_t *day`, `uint8_t *hour`, `uint8_t *min`, `uint8_t *sec`)
This function gets the RTC time.
- `sc_err_t sc_timer_get_rtc_sec1970` (`sc_ipc_t ipc`, `uint32_t *sec`)
This function gets the RTC time in seconds since 1/1/1970.
- `sc_err_t sc_timer_set_rtc_alarm` (`sc_ipc_t ipc`, `uint16_t year`, `uint8_t mon`, `uint8_t day`, `uint8_t hour`, `uint8_t min`, `uint8_t sec`)
This function sets the RTC alarm.
- `sc_err_t sc_timer_set_rtc_periodic_alarm` (`sc_ipc_t ipc`, `uint32_t sec`)
This function sets the RTC alarm (periodic mode).
- `sc_err_t sc_timer_cancel_rtc_alarm` (`sc_ipc_t ipc`)
This function cancels the RTC alarm.
- `sc_err_t sc_timer_set_rtc_calb` (`sc_ipc_t ipc`, `int8_t count`)
This function sets the RTC calibration value.

System Counter (SYSCTR) Functions

- `sc_err_t sc_timer_set_sysctr_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)
This function sets the SYSCTR alarm.
- `sc_err_t sc_timer_set_sysctr_periodic_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)
This function sets the SYSCTR alarm (periodic mode).
- `sc_err_t sc_timer_cancel_sysctr_alarm` (`sc_ipc_t ipc`)
This function cancels the SYSCTR alarm.

Internal Functions

- `void timer_init` (`sc_bool_t api_phase`)
Internal SC function to initialize the TIMER service.
- `sc_err_t timer_init_part` (`sc_rm_pt_t caller_pt`, `sc_rm_pt_t pt`)
This function initializes a new partition.
- `sc_err_t timer_set_wdog_timeout` (`sc_rm_pt_t caller_pt`, `sc_timer_wdog_time_t timeout`)
Internal SC function to set the watchdog timeout in milliseconds.
- `sc_err_t timer_set_wdog_pre_timeout` (`sc_rm_pt_t caller_pt`, `sc_timer_wdog_time_t pre_timeout`)
Internal SC function to set the watchdog pre-timeout in milliseconds.
- `sc_err_t timer_start_wdog` (`sc_rm_pt_t caller_pt`, `sc_bool_t lock`)
Internal SC function to start the watchdog.
- `sc_err_t timer_stop_wdog` (`sc_rm_pt_t caller_pt`)
Internal SC function to stop the watchdog (if not locked).
- `void timer_halt_wdog` (`sc_rm_pt_t pt`)
Internal SC function to stop halt the wdog when the partition is deleted.
- `sc_err_t timer_ping_wdog` (`sc_rm_pt_t caller_pt`)

Internal SC function to ping (services, kicks) the watchdog resetting the time before expiration back to the timeout.

- `sc_err_t timer_get_wdog_status (sc_rm_pt_t caller_pt, sc_timer_wdog_time_t *timeout, sc_timer_wdog_time_t *max_timeout, sc_timer_wdog_time_t *remaining_time)`

Internal SC function to get the status of the watchdog.

- `sc_err_t timer_pt_get_wdog_status (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_bool_t *enb, sc_timer_wdog_time_t *timeout, sc_timer_wdog_time_t *remaining_time)`

Internal SC function to get the status of the watchdog of a partition.

- `sc_err_t timer_set_wdog_action (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_timer_wdog_action_t action)`

Internal SC function to configure the action to be taken when a watchdog expires.

- `sc_err_t timer_take_wdog_action (sc_rm_pt_t pt)`

Internal SC function to take the wdog action specified.

- `sc_err_t timer_set_rtc_time (sc_rm_pt_t caller_pt, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec)`

Internal SC function to set the RTC time.

- `sc_err_t timer_get_rtc_time (sc_rm_pt_t caller_pt, uint16_t *year, uint8_t *mon, uint8_t *day, uint8_t *hour, uint8_t *min, uint8_t *sec)`

Internal SC function to get the RTC time.

- `sc_err_t timer_set_rtc_alarm (sc_rm_pt_t caller_pt, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec)`

Internal SC function to set the RTC alarm.

- `sc_err_t timer_set_rtc_periodic_alarm (sc_rm_pt_t caller_pt, uint32_t sec)`

Internal SC function to set a periodic RTC alarm.

- `sc_err_t timer_cancel_rtc_alarm (sc_rm_pt_t caller_pt)`

Internal SC function to cancel an RTC alarm.

- `sc_err_t timer_get_rtc_sec1970 (sc_rm_pt_t caller_pt, uint32_t *sec)`

Internal SC function to get the RTC time in seconds since 1/1/1970.

- `sc_err_t timer_set_rtc_calb (sc_rm_pt_t caller_pt, int8_t count)`

Internal SC function to set the RTC calibration.

- `void timer_tick (uint16_t msec)`

Internal SC function to increment the RTC.

- `sc_err_t timer_set_sysctr_alarm (sc_rm_pt_t caller_pt, uint64_t ticks)`

Internal SC function to set the sysctr alarm.

- `sc_err_t timer_set_sysctr_periodic_alarm (sc_rm_pt_t caller_pt, uint64_t ticks)`

Internal SC function to set the periodic sysctr alarm.

- `sc_err_t timer_cancel_sysctr_alarm (sc_rm_pt_t caller_pt)`

Internal SC function to cancel the sysctr alarm.

12.29.1 Detailed Description

Module for the Timer service.

This includes support for the watchdog, RTC, and system counter. Note every resource partition has a watchdog it can use.

12.29.2 Function Documentation

12.29.2.1 `sc_timer_set_wdog_timeout()`

```
sc_err_t sc_timer_set_wdog_timeout (
    sc_ipc_t ipc,
    sc_timer_wdog_time_t timeout )
```

This function sets the watchdog timeout in milliseconds.

If not set then the timeout defaults to the max. Once locked this value cannot be changed.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>timeout</i>	timeout period for the watchdog

Returns

Returns an error code (SC_ERR_NONE = success, SC_ERR_LOCKED = locked).

12.29.2.2 `sc_timer_set_wdog_pre_timeout()`

```
sc_err_t sc_timer_set_wdog_pre_timeout (
    sc_ipc_t ipc,
    sc_timer_wdog_time_t pre_timeout )
```

This function sets the watchdog pre-timeout in milliseconds.

If not set then the pre-timeout defaults to the max. Once locked this value cannot be changed.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pre_timeout</i>	pre-timeout period for the watchdog

When the pre-timeout expires an IRQ will be generated. Note this timeout clears when the IRQ is triggered. An IRQ is generated for the failing partition and all of its child partitions.

Returns

Returns an error code (SC_ERR_NONE = success).

12.29.2.3 sc_timer_start_wdog()

```
sc_err_t sc_timer_start_wdog (  
    sc_ipc_t ipc,  
    sc_bool_t lock )
```

This function starts the watchdog.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>lock</i>	boolean indicating the lock status

Returns

Returns an error code (SC_ERR_NONE = success).

If *lock* is set then the watchdog cannot be stopped or the timeout period changed.

12.29.2.4 sc_timer_stop_wdog()

```
sc_err_t sc_timer_stop_wdog (  
    sc_ipc_t ipc )
```

This function stops the watchdog if it is not locked.

Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

Returns

Returns an error code (SC_ERR_NONE = success, SC_ERR_LOCKED = locked).

12.29.2.5 sc_timer_ping_wdog()

```
sc_err_t sc_timer_ping_wdog (  
    sc_ipc_t ipc )
```

This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.

Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.29.2.6 sc_timer_get_wdog_status()

```
sc_err_t sc_timer_get_wdog_status (
    sc_ipc_t ipc,
    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * max_timeout,
    sc_timer_wdog_time_t * remaining_time )
```

This function gets the status of the watchdog.

All arguments are in milliseconds.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>timeout</i>	pointer to return the timeout
out	<i>max_timeout</i>	pointer to return the max timeout
out	<i>remaining_time</i>	pointer to return the time remaining until trigger

Returns

Returns an error code (SC_ERR_NONE = success).

12.29.2.7 sc_timer_pt_get_wdog_status()

```
sc_err_t sc_timer_pt_get_wdog_status (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_bool_t * enb,
    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * remaining_time )
```

This function gets the status of the watchdog of a partition.

All arguments are in milliseconds.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	partition to query
out	<i>enb</i>	pointer to return enable status
out	<i>timeout</i>	pointer to return the timeout
out	<i>remaining_time</i>	pointer to return the time remaining until trigger

Returns

Returns an error code (SC_ERR_NONE = success).

12.29.2.8 sc_timer_set_wdog_action()

```
sc_err_t sc_timer_set_wdog_action (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_timer_wdog_action_t action )
```

This function configures the action to be taken when a watchdog expires.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	partition to affect
in	<i>action</i>	action to take

Default action is inherited from the parent.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid parameters,
- SC_ERR_NOACCESS if caller's partition is not the SYSTEM owner,
- SC_ERR_LOCKED if the watchdog is locked

12.29.2.9 sc_timer_set_rtc_time()

```
sc_err_t sc_timer_set_rtc_time (
    sc_ipc_t ipc,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

This function sets the RTC time.

Only the owner of the SC_R_SYSTEM resource or a partition with access permissions to SC_R_SYSTEM can set the time.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>year</i>	year (min 1970)
in	<i>mon</i>	month (1-12)
in	<i>day</i>	day of the month (1-31)
in	<i>hour</i>	hour (0-23)
in	<i>min</i>	minute (0-59)
in	<i>sec</i>	second (0-59)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid time/date parameters,
- SC_ERR_NOACCESS if caller's partition cannot access SC_R_SYSTEM

12.29.2.10 sc_timer_get_rtc_time()

```
sc_err_t sc_timer_get_rtc_time (
    sc_ipc_t ipc,
    uint16_t * year,
    uint8_t * mon,
    uint8_t * day,
    uint8_t * hour,
    uint8_t * min,
    uint8_t * sec )
```

This function gets the RTC time.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>year</i>	pointer to return year (min 1970)
out	<i>mon</i>	pointer to return month (1-12)
out	<i>day</i>	pointer to return day of the month (1-31)
out	<i>hour</i>	pointer to return hour (0-23)
out	<i>min</i>	pointer to return minute (0-59)
out	<i>sec</i>	pointer to return second (0-59)

Returns

Returns an error code (SC_ERR_NONE = success).

12.29.2.11 sc_timer_get_rtc_sec1970()

```
sc_err_t sc_timer_get_rtc_sec1970 (
    sc_ipc_t ipc,
    uint32_t * sec )
```

This function gets the RTC time in seconds since 1/1/1970.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>sec</i>	pointer to return second

Returns

Returns an error code (SC_ERR_NONE = success).

12.29.2.12 sc_timer_set_rtc_alarm()

```
sc_err_t sc_timer_set_rtc_alarm (
    sc_ipc_t ipc,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

This function sets the RTC alarm.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>year</i>	year (min 1970)
in	<i>mon</i>	month (1-12)
in	<i>day</i>	day of the month (1-31)
in	<i>hour</i>	hour (0-23)
in	<i>min</i>	minute (0-59)
in	<i>sec</i>	second (0-59)

Note this alarm setting clears when the alarm is triggered. This is an absolute time.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid time/date parameters

12.29.2.13 sc_timer_set_rtc_periodic_alarm()

```
sc_err_t sc_timer_set_rtc_periodic_alarm (
    sc_ipc_t ipc,
    uint32_t sec )
```

This function sets the RTC alarm (periodic mode).

Parameters

in	<i>ipc</i>	IPC handle
in	<i>sec</i>	period in seconds

Returns

Returns an error code (SC_ERR_NONE = success).

Note this is a relative time.

Return errors:

- SC_ERR_PARM if invalid time/date parameters

12.29.2.14 sc_timer_cancel_rtc_alarm()

```
sc_err_t sc_timer_cancel_rtc_alarm (
    sc_ipc_t ipc )
```

This function cancels the RTC alarm.

Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

Note this alarm setting clears when the alarm is triggered.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid time/date parameters

12.29.2.15 sc_timer_set_rtc_calb()

```
sc_err_t sc_timer_set_rtc_calb (  
    sc_ipc_t ipc,  
    int8_t count )
```

This function sets the RTC calibration value.

Only the owner of the SC_R_SYSTEM resource or a partition with access permissions to SC_R_SYSTEM can set the calibration.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>count</i>	calbration count (-16 to 15)

The calibration value is a 5-bit value including the sign bit, which is implemented in 2's complement. It is added or subtracted from the RTC on a peridodic basis, once per 32768 cycles of the RTC clock.

Returns

Returns an error code (SC_ERR_NONE = success).

12.29.2.16 sc_timer_set_sysctr_alarm()

```
sc_err_t sc_timer_set_sysctr_alarm (  
    sc_ipc_t ipc,  
    uint64_t ticks )
```

This function sets the SYSCTR alarm.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>ticks</i>	number of 8MHz cycles

Note the *ticks* parameter is an absolute time. This alarm setting clears when the alarm is triggered.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid time/date parameters

12.29.2.17 sc_timer_set_sysctr_periodic_alarm()

```
sc_err_t sc_timer_set_sysctr_periodic_alarm (
    sc_ipc_t ipc,
    uint64_t ticks )
```

This function sets the SYSCTR alarm (periodic mode).

Parameters

in	<i>ipc</i>	IPC handle
in	<i>ticks</i>	number of 8MHz cycles

Note the *ticks* parameter is a relative time.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid time/date parameters

12.29.2.18 sc_timer_cancel_sysctr_alarm()

```
sc_err_t sc_timer_cancel_sysctr_alarm (
    sc_ipc_t ipc )
```

This function cancels the SYSCTR alarm.

Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

Note this alarm setting clears when the alarm is triggered.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid time/date parameters

12.29.2.19 timer_init()

```
void timer_init (
    sc_bool_t api_phase )
```

Internal SC function to initializes the TIMER service.

Parameters

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a api_phase = SC_TRUE, otherwise initializes the HW managed by the timer service. API must be initialized before anything else is done with the service.

12.29.2.20 timer_init_part()

```
sc_err_t timer_init_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

This function initializes a new partition.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt</i>	handle of partition

Returns

Returns an error code (SC_ERR_NONE = success).

Note this function should only be called by the resource manager when a new partition is allocated.

12.29.2.21 timer_set_wdog_timeout()

```
sc_err_t timer_set_wdog_timeout (
    sc_rm_pt_t caller_pt,
    sc_timer_wdog_time_t timeout )
```

Internal SC function to set the watchdog timeout in milliseconds.

See also

[sc_timer_set_wdog_timeout\(\)](#).

12.29.2.22 timer_set_wdog_pre_timeout()

```
sc_err_t timer_set_wdog_pre_timeout (
    sc_rm_pt_t caller_pt,
    sc_timer_wdog_time_t pre_timeout )
```

Internal SC function to set the watchdog pre-timeout in milliseconds.

See also

[sc_timer_set_wdog_pre_timeout\(\)](#).

12.29.2.23 timer_start_wdog()

```
sc_err_t timer_start_wdog (
    sc_rm_pt_t caller_pt,
    sc_bool_t lock )
```

Internal SC function to start the watchdog.

See also

[sc_timer_start_wdog\(\)](#).

12.29.2.24 timer_stop_wdog()

```
sc_err_t timer_stop_wdog (  
    sc_rm_pt_t caller_pt )
```

Internal SC function to stop the watchdog (if not locked).

See also

[sc_timer_stop_wdog\(\)](#).

12.29.2.25 timer_halt_wdog()

```
void timer_halt_wdog (  
    sc_rm_pt_t pt )
```

Internal SC function to stop halt the wdog when the partition is deleted.

Parameters

in	pt	partition whose wdog should be halted
----	----	---------------------------------------

Returns

Returns an error code (SC_ERR_NONE = success).

This function will halt the wdog even if locked.

12.29.2.26 timer_ping_wdog()

```
sc_err_t timer_ping_wdog (  
    sc_rm_pt_t caller_pt )
```

Internal SC function to ping (services, kicks) the watchdog resetting the time before expiration back to the timeout.

See also

[sc_timer_ping_wdog\(\)](#).

12.29.2.27 timer_get_wdog_status()

```
sc_err_t timer_get_wdog_status (
    sc_rm_pt_t caller_pt,
    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * max_timeout,
    sc_timer_wdog_time_t * remaining_time )
```

Internal SC function to get the status of the watchdog.

All arguments are in milliseconds.

See also

[sc_timer_get_wdog_status\(\)](#).

12.29.2.28 timer_pt_get_wdog_status()

```
sc_err_t timer_pt_get_wdog_status (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_bool_t * enb,
    sc_timer_wdog_time_t * timeout,
    sc_timer_wdog_time_t * remaining_time )
```

Internal SC function to get the status of the watchdog of a partition.

All arguments are in milliseconds.

See also

[sc_timer_pt_get_wdog_status\(\)](#).

12.29.2.29 timer_set_wdog_action()

```
sc_err_t timer_set_wdog_action (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_timer_wdog_action_t action )
```

Internal SC function to configure the action to be taken when a watchdog expires.

See also

[sc_timer_set_wdog_action\(\)](#).

12.29.2.30 timer_take_wdog_action()

```
sc_err_t timer_take_wdog_action (
    sc_rm_pt_t pt )
```

Internal SC function to take the wdog action specified.

Parameters

<code>in</code>	<code>pt</code>	partition to affect
-----------------	-----------------	---------------------

Returns

Returns an error code (SC_ERR_NONE = success).

Reboots the partition, board, and/or generate IRQs.

12.29.2.31 timer_set_rtc_time()

```
sc_err_t timer_set_rtc_time (
    sc_rm_pt_t caller_pt,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

Internal SC function to set the RTC time.

See also

[sc_timer_set_rtc_time\(\)](#).

12.29.2.32 timer_get_rtc_time()

```
sc_err_t timer_get_rtc_time (
    sc_rm_pt_t caller_pt,
    uint16_t * year,
    uint8_t * mon,
    uint8_t * day,
    uint8_t * hour,
    uint8_t * min,
    uint8_t * sec )
```

Internal SC function to get the RTC time.

See also

[sc_timer_get_rtc_time\(\)](#).

12.29.2.33 timer_set_rtc_alarm()

```
sc_err_t timer_set_rtc_alarm (
    sc_rm_pt_t caller_pt,
    uint16_t year,
    uint8_t mon,
    uint8_t day,
    uint8_t hour,
    uint8_t min,
    uint8_t sec )
```

Internal SC function to set the RTC alarm.

See also

[sc_timer_set_rtc_alarm\(\)](#).

12.29.2.34 timer_set_rtc_periodic_alarm()

```
sc_err_t timer_set_rtc_periodic_alarm (
    sc_rm_pt_t caller_pt,
    uint32_t sec )
```

Internal SC function to set a periodic RTC alarm.

See also

[sc_timer_set_rtc_periodic_alarm\(\)](#).

12.29.2.35 timer_cancel_rtc_alarm()

```
sc_err_t timer_cancel_rtc_alarm (
    sc_rm_pt_t caller_pt )
```

Internal SC function to cancel an RTC alarm.

See also

[sc_timer_cancel_rtc_alarm\(\)](#).

12.29.2.36 timer_get_rtc_sec1970()

```
sc_err_t timer_get_rtc_sec1970 (
    sc_rm_pt_t caller_pt,
    uint32_t * sec )
```

Internal SC function to get the RTC time in seconds since 1/1/1970.

See also

[sc_timer_get_rtc_sec1970\(\)](#).

12.29.2.37 timer_set_rtc_calb()

```
sc_err_t timer_set_rtc_calb (
    sc_rm_pt_t caller_pt,
    int8_t count )
```

Internal SC function to set the RTC calibration.

See also

[sc_timer_set_rtc_calb\(\)](#).

12.30 (SVC) Power Management Service

Module for the Power Management (PM) service.

Typedefs

- typedef [uint8_t sc_pm_power_mode_t](#)
This type is used to declare a power mode.
- typedef [uint8_t sc_pm_clk_t](#)
This type is used to declare a clock.
- typedef [uint8_t sc_pm_clk_mode_t](#)
This type is used to declare a clock mode.
- typedef [uint8_t sc_pm_clk_parent_t](#)
This type is used to declare the clock parent.
- typedef [uint32_t sc_pm_clock_rate_t](#)
This type is used to declare clock rates.
- typedef [uint8_t sc_pm_reset_type_t](#)
This type is used to declare a desired reset type.
- typedef [uint8_t sc_pm_reset_reason_t](#)
This type is used to declare a reason for a reset.
- typedef [uint8_t sc_pm_sys_if_t](#)
This type is used to specify a system-level interface to be power managed.
- typedef [uint8_t sc_pm_wake_src_t](#)
This type is used to specify a wake source for CPU resources.

Defines for type widths

- #define [SC_PM_POWER_MODE_W](#) 2U
Width of [sc_pm_power_mode_t](#).
- #define [SC_PM_CLOCK_MODE_W](#) 3U
Width of [sc_pm_clock_mode_t](#).
- #define [SC_PM_RESET_TYPE_W](#) 2U
Width of [sc_pm_reset_type_t](#).
- #define [SC_PM_RESET_REASON_W](#) 4U
Width of [sc_pm_reset_reason_t](#).

Defines for ALL parameters

- #define [SC_PM_CLK_ALL](#) (([sc_pm_clk_t](#)) UINT8_MAX)
All clocks.

Defines for `sc_pm_power_mode_t`

- `#define SC_PM_PW_MODE_OFF 0U`
Power off.
- `#define SC_PM_PW_MODE_STBY 1U`
Power in standby.
- `#define SC_PM_PW_MODE_LP 2U`
Power in low-power.
- `#define SC_PM_PW_MODE_ON 3U`
Power on.

Defines for `sc_pm_clk_t`

- `#define SC_PM_CLK_SLV_BUS 0U`
Slave bus clock.
- `#define SC_PM_CLK_MST_BUS 1U`
Master bus clock.
- `#define SC_PM_CLK_PER 2U`
Peripheral clock.
- `#define SC_PM_CLK_PHY 3U`
Phy clock.
- `#define SC_PM_CLK_MISC 4U`
Misc clock.
- `#define SC_PM_CLK_MISC0 0U`
Misc 0 clock.
- `#define SC_PM_CLK_MISC1 1U`
Misc 1 clock.
- `#define SC_PM_CLK_MISC2 2U`
Misc 2 clock.
- `#define SC_PM_CLK_MISC3 3U`
Misc 3 clock.
- `#define SC_PM_CLK_MISC4 4U`
Misc 4 clock.
- `#define SC_PM_CLK_CPU 2U`
CPU clock.
- `#define SC_PM_CLK_PLL 4U`
PLL.
- `#define SC_PM_CLK_BYPASS 4U`
Bypass clock.

Defines for `sc_pm_clk_mode_t`

- `#define SC_PM_CLK_MODE_ROM_INIT 0U`
Clock is initialized by ROM.
- `#define SC_PM_CLK_MODE_OFF 1U`
Clock is disabled.
- `#define SC_PM_CLK_MODE_ON 2U`
Clock is enabled.
- `#define SC_PM_CLK_MODE_AUTOGATE_SW 3U`
Clock is in SW autogate mode.
- `#define SC_PM_CLK_MODE_AUTOGATE_HW 4U`
Clock is in HW autogate mode.
- `#define SC_PM_CLK_MODE_AUTOGATE_SW_HW 5U`
Clock is in SW-HW autogate mode.

Defines for `sc_pm_clk_parent_t`

- `#define SC_PM_PARENT_XTAL 0U`
Parent is XTAL.
- `#define SC_PM_PARENT_PLL0 1U`
Parent is PLL0.
- `#define SC_PM_PARENT_PLL1 2U`
Parent is PLL1 or PLL0/2.
- `#define SC_PM_PARENT_PLL2 3U`
Parent in PLL2 or PLL0/4.
- `#define SC_PM_PARENT_BYPS 4U`
Parent is a bypass clock.

Defines for `sc_pm_reset_type_t`

- `#define SC_PM_RESET_TYPE_COLD 0U`
Cold reset.
- `#define SC_PM_RESET_TYPE_WARM 1U`
Warm reset.
- `#define SC_PM_RESET_TYPE_BOARD 2U`
Board reset.

Defines for `sc_pm_reset_reason_t`

- `#define SC_PM_RESET_REASON_POR 0U`
Power on reset.
- `#define SC_PM_RESET_REASON_JTAG 1U`
JTAG reset.
- `#define SC_PM_RESET_REASON_SW 2U`
Software reset.
- `#define SC_PM_RESET_REASON_WDOG 3U`
Partition watchdog reset.
- `#define SC_PM_RESET_REASON_LOCKUP 4U`
SCU lockup reset.
- `#define SC_PM_RESET_REASON_SNVS 5U`
SNVS reset.
- `#define SC_PM_RESET_REASON_TEMP 6U`
Temp panic reset.
- `#define SC_PM_RESET_REASON_MSI 7U`
MSI reset.
- `#define SC_PM_RESET_REASON_UECC 8U`
ECC reset.
- `#define SC_PM_RESET_REASON_SCFW_WDOG 9U`
SCFW watchdog reset.
- `#define SC_PM_RESET_REASON_ROM_WDOG 10U`
SCU ROM watchdog reset.
- `#define SC_PM_RESET_REASON_SECO 11U`
SECO reset.
- `#define SC_PM_RESET_REASON_SCFW_FAULT 12U`
SCFW fault reset.

Defines for `sc_pm_sys_if_t`

- `#define SC_PM_SYS_IF_INTERCONNECT 0U`
System interconnect.
- `#define SC_PM_SYS_IF_MU 1U`
AP -> SCU message units.
- `#define SC_PM_SYS_IF_OCMEM 2U`
On-chip memory (ROM/OCRAM)
- `#define SC_PM_SYS_IF_DDR 3U`
DDR memory.

Defines for `sc_pm_wake_src_t`

- `#define SC_PM_WAKE_SRC_NONE 0U`
No wake source, used for self-kill.
- `#define SC_PM_WAKE_SRC_SCU 1U`
Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)
- `#define SC_PM_WAKE_SRC_IRQSTEER 2U`
Wakeup from IRQSTEER to resume CPU (GIC powered down)
- `#define SC_PM_WAKE_SRC_IRQSTEER_GIC 3U`
Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)
- `#define SC_PM_WAKE_SRC_GIC 4U`
Wakeup from GIC to wake CPU.

Power Functions

- `sc_err_t sc_pm_set_sys_power_mode (sc_ipc_t ipc, sc_pm_power_mode_t mode)`
This function sets the system power mode.
- `sc_err_t sc_pm_set_partition_power_mode (sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode)`
This function sets the power mode of a partition.
- `sc_err_t sc_pm_get_sys_power_mode (sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t *mode)`
This function gets the power mode of a partition.
- `sc_err_t sc_pm_set_resource_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode)`
This function sets the power mode of a resource.
- `sc_err_t sc_pm_set_resource_power_mode_all (sc_ipc_t ipc, sc_rm_pt_t pt, sc_pm_power_mode_t mode, sc_rsrc_t exclude)`
This function sets the power mode for all the resources owned by a child partition.
- `sc_err_t sc_pm_get_resource_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t *mode)`
This function gets the power mode of a resource.
- `sc_err_t sc_pm_req_low_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode)`
This function requests the low power mode some of the resources can enter based on their state.
- `sc_err_t sc_pm_req_cpu_low_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_power_mode_t mode, sc_pm_wake_src_t wake_src)`
This function requests low-power mode entry for CPU/cluster resources.
- `sc_err_t sc_pm_set_cpu_resume_addr (sc_ipc_t ipc, sc_rsrc_t resource, sc_faddr_t address)`
This function is used to set the resume address of a CPU.
- `sc_err_t sc_pm_set_cpu_resume (sc_ipc_t ipc, sc_rsrc_t resource, sc_bool_t isPrimary, sc_faddr_t address)`
This function is used to set parameters for CPU resume from low-power mode.
- `sc_err_t sc_pm_req_sys_if_power_mode (sc_ipc_t ipc, sc_rsrc_t resource, sc_pm_sys_if_t sys_if, sc_pm_power_mode_t hpm, sc_pm_power_mode_t lpm)`
This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.

Clock/PLL Functions

- `sc_err_t sc_pm_set_clock_rate` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clock_rate_t *rate`)
This function sets the rate of a resource's clock/PLL.
- `sc_err_t sc_pm_get_clock_rate` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clock_rate_t *rate`)
This function gets the rate of a resource's clock/PLL.
- `sc_err_t sc_pm_clock_enable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_bool_t enable`, `sc_bool_t autog`)
This function enables/disables a resource's clock.
- `sc_err_t sc_pm_set_clock_parent` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clk_parent_t parent`)
This function sets the parent of a resource's clock.
- `sc_err_t sc_pm_get_clock_parent` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_pm_clk_t clk`, `sc_pm_clk_parent_t *parent`)
This function gets the parent of a resource's clock.

Reset Functions

- `sc_err_t sc_pm_reset` (`sc_ipc_t ipc`, `sc_pm_reset_type_t type`)
This function is used to reset the system.
- `sc_err_t sc_pm_reset_reason` (`sc_ipc_t ipc`, `sc_pm_reset_reason_t *reason`)
This function gets a caller's reset reason.
- `sc_err_t sc_pm_get_reset_part` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`)
This function gets the partition that caused a reset.
- `sc_err_t sc_pm_boot` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rsrc_t resource_cpu`, `sc_faddr_t boot_addr`, `sc_rsrc_t resource_mu`, `sc_rsrc_t resource_dev`)
This function is used to boot a partition.
- `sc_err_t sc_pm_set_boot_parm` (`sc_ipc_t ipc`, `sc_rsrc_t resource_cpu`, `sc_faddr_t boot_addr`, `sc_rsrc_t resource_mu`, `sc_rsrc_t resource_dev`)
This function is used to change the boot parameters for a partition.
- `void sc_pm_reboot` (`sc_ipc_t ipc`, `sc_pm_reset_type_t type`)
This function is used to reboot the caller's partition.
- `sc_err_t sc_pm_reboot_partition` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_pm_reset_type_t type`)
This function is used to reboot a partition.
- `sc_err_t sc_pm_reboot_continue` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)
This function is used to continue the reboot a partition.
- `sc_err_t sc_pm_cpu_start` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_bool_t enable`, `sc_faddr_t address`)
This function is used to start/stop a CPU.
- `void sc_pm_cpu_reset` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_faddr_t address`)
This function is used to reset a CPU.
- `sc_bool_t sc_pm_is_partition_started` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)
This function returns a bool indicating if a partition was started.

Internal Functions

- void **pm_set_booted** (sc_rm_pt_t pt, sc_bool_t booted)
- sc_bool_t **pm_get_booted** (sc_rm_pt_t pt)
- void **pm_init** (sc_bool_t api_phase)
Internal SC function to initialize the PM service.
- sc_err_t **pm_init_part** (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)
This function initializes a new partition.
- sc_err_t **pm_set_sys_power_mode** (sc_rm_pt_t caller_pt, sc_pm_power_mode_t mode)
Internal SC function to set the power mode of the system.
- sc_err_t **pm_set_partition_power_mode** (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t mode)
Internal SC function to set the power mode of a partition.
- sc_err_t **pm_get_sys_power_mode** (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t *mode)
Internal SC function to get the power mode of a partition.
- void **pm_update_ridx** (sc_rm_idx_t idx)
Internal SC function to update the power state of a resource.
- sc_bool_t **pm_is_resource_accessible** (sc_rsrc_t resource)
Internal SC function to get the functional state of a resource.
- void **pm_init_rsrc_power_mode** (sc_rsrc_t rsrc, sc_pm_power_mode_t mode)
Internal SC function to init the power mode of a resource just after ROM boot.
- sc_err_t **pm_set_resource_power_mode** (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_power_mode_t mode)
Internal SC function to set the power mode of a resource.
- sc_err_t **pm_set_resource_power_mode_all** (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t mode, sc_rsrc_t exclude)
Internal SC function to set power mode for all resources in a child partition.
- void **pm_set_rsrc_power_mode** (sc_rm_idx_t idx, sc_pm_power_mode_t mode)
This function sets the power mode of a resource index.
- void **pm_update_rsrc_power_mode** (sc_rm_idx_t idx, sc_pm_power_mode_t mode)
This function updates the power mode of a resource index.
- sc_err_t **pm_force_resource_power_mode** (sc_rsrc_t resource, sc_pm_power_mode_t mode)
Internal SC function to force the power mode of a resource.
- void **pm_force_resource_power_mode_v** (sc_rsrc_t resource, sc_pm_power_mode_t mode)
Internal SC function to force the power mode of a resource.
- sc_err_t **pm_get_resource_power_mode** (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_power_mode_t *mode)
Internal SC function to get the power mode of a resource.
- void **pm_get_rsrc_power_mode** (sc_rm_idx_t idx, sc_pm_power_mode_t *mode)
This function gets the power mode of a resource index.
- void **pm_get_active_rsrc_power_mode** (sc_rm_idx_t idx, sc_pm_power_mode_t *mode)
This function gets the active power mode of a resource index.
- sc_err_t **pm_req_low_power_mode** (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_power_mode_t mode)
Internal SC function to request the power mode a resource can enter in some low power conditions.
- sc_err_t **pm_req_cpu_low_power_mode** (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_pm_power_mode_t mode, sc_pm_wake_src_t wake_src)
Internal SC function to request low-power mode for a CPU.
- sc_err_t **pm_set_cpu_resume_addr** (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_faddr_t address)
Internal SC function to set the resume address of a CPU.
- sc_err_t **pm_set_cpu_resume** (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_bool_t isPrimary, sc_faddr_t address)

Internal SC function to set the resume parameters of a CPU.

- `sc_err_t pm_req_sys_if_power_mode` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_pm_sys_if_t` sys_if, `sc_pm_power_mode_t` hpm, `sc_pm_power_mode_t` lpm)

Internal SC function to request power mode for system-level interfaces.

- `sc_err_t pm_set_clock_rate` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` *rate)

Internal SC function to set the rate of a resource's clock/PLL.

- `sc_err_t pm_get_clock_rate` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` *rate)

Internal SC function to get the rate of a resource's clock/PLL.

- `sc_err_t pm_clock_enable` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_bool_t` enable, `sc_bool_t` autog)

Internal SC function to enable/disable a resource's clock.

- `sc_err_t pm_force_clock_enable` (`sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_bool_t` enable)

Internal SC function to force a resource's clock to be enabled.

- `sc_err_t pm_set_clock_parent` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` parent)

Internal SC function to set a clock parent.

- `sc_err_t pm_get_clock_parent` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` *parent)

Internal SC function to get a clock parent.

- `sc_err_t pm_boot` (`sc_rm_pt_t` caller_pt, `sc_rm_pt_t` pt, `sc_rsrc_t` resource_cpu, `sc_faddr_t` boot_addr, `sc_rsrc_t` resource_mu, `sc_rsrc_t` resource_dev)

Internal SC function to boot a partition.

- `sc_err_t pm_set_boot_parm` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource_cpu, `sc_faddr_t` boot_addr, `sc_rsrc_t` resource_mu, `sc_rsrc_t` resource_dev)

Internal SC function to set a partition's boot parameters.

- `void pm_reboot` (`sc_rm_pt_t` caller_pt, `sc_pm_reset_type_t` type)

Internal SC function to reboot the caller's partition.

- `sc_err_t pm_reset_reason` (`sc_rm_pt_t` caller_pt, `sc_pm_reset_reason_t` *reason)

Internal SC function to get the reset reason.

- `sc_err_t pm_get_reset_part` (`sc_rm_pt_t` caller_pt, `sc_rm_pt_t` *pt)

Internal SC function to get the partition that caused a reset.

- `sc_err_t pm_cpu_start` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_bool_t` enable, `sc_faddr_t` address)

Internal SC function to start/stop a CPU.

- `void pm_cpu_reset` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` resource, `sc_faddr_t` address)

Internal SC function to reset a CPU.

- `sc_err_t pm_reboot_partition` (`sc_rm_pt_t` caller_pt, `sc_rm_pt_t` pt, `sc_pm_reset_type_t` type)

Internal SC function to reboot a partition.

- `sc_err_t pm_reboot_continue` (`sc_rm_pt_t` caller_pt, `sc_rm_pt_t` pt)

Internal SC function to continue reboot.

- `void pm_reboot_continue_all` (void)

Internal SC function to force the continue of all reboots.

- `sc_err_t pm_reset` (`sc_rm_pt_t` caller_pt, `sc_pm_reset_type_t` type)

Internal SC function to reset the system.

- `sc_err_t pm_reboot_part` (`sc_rm_pt_t` caller_pt, `sc_rm_pt_t` pt, `sc_pm_reset_type_t` type, `sc_pm_reset_reason_t` reason, `sc_pm_power_mode_t` mode)

Internal SC function used to reboot a partition.

- `sc_bool_t pm_is_partition_started` (`sc_rm_pt_t` caller_pt, `sc_rm_pt_t` pt)

Internal SC function to get boolean indicating that a partition was started.

12.30.1 Detailed Description

Module for the Power Management (PM) service.

The following SCFW PM code is an example of how to configure the power and clocking of a UART. All resources MUST be powered on before accessing.

The `ipc` parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an `sc_ipc_open()` and `sc_ipc_close()` function to manage this. The `sc_ipc_open()` takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

Refer to the SoC-specific RESOURCES for a list of resources. Refer to the SoC-specific CLOCKS for a list of clocks.

```
00001 sc_pm_clock_rate_t rate = SC_160MHZ;
00002
00003 /* Powerup UART 0 */
00004 sc_pm_set_resource_power_mode(ipc, SC_R_UART_0, SC_PM_PW_MODE_ON);
00005
00006 /* Configure UART 0 baud clock */
00007 sc_pm_set_clock_rate(ipc, SC_R_UART_0, SC_PM_CLK_PER, &rate);
00008
00009 /* Enable UART 0 clock */
00010 sc_pm_clock_enable(ipc, SC_R_UART_0, SC_PM_CLK_PER, SC_TRUE, SC_FALSE);
```

First, a variable is declared to hold the rate to request and return for the UART peripheral clock. Note this is the baud clock going into the UART which is then further divided within the UART itself.

```
00000 sc_pm_clock_rate_t rate = SC_160MHZ;
```

Then change the power state of the UART to the ON state.

```
00001 /* Powerup UART 0 */
00003 sc_pm_set_resource_power_mode(ipc, SC_R_UART_0, SC_PM_PW_MODE_ON);
```

Then configure the UART peripheral clock. Note that due to hardware limitation, the exact rate may not be what is requested. The rate is guaranteed to not be greater than the requested rate. The actual rate is returned in the variable. The actual rate should be used when configuring the UART IP. Note that 160MHz is used as that can be divided by the UART to hit all the common UART rates within required error. Other frequencies may have issues and the caller needs to calculate the baud clock error rate. See the UART section of the SoC RM.

```
00004 /* Configure UART 0 baud clock */
00006 sc_pm_set_clock_rate(ipc, SC_R_UART_0, SC_PM_CLK_PER, &rate);
```

Then enable the clock.

```
00007 /* Enable UART 0 clock */
00009 sc_pm_clock_enable(ipc, SC_R_UART_0, SC_PM_CLK_PER, SC_TRUE, SC_FALSE);
```

At this point, the UART IP can be configured and used.

12.30.2 Typedef Documentation

12.30.2.1 `sc_pm_power_mode_t`

```
typedef uint8_t sc_pm_power_mode_t
```

This type is used to declare a power mode.

Note resources only use SC_PM_PW_MODE_OFF and SC_PM_PW_MODE_ON. The other modes are used only as system power modes.

12.30.3 Function Documentation

12.30.3.1 `sc_pm_set_sys_power_mode()`

```
sc_err_t sc_pm_set_sys_power_mode (
    sc_ipc_t ipc,
    sc_pm_power_mode_t mode )
```

This function sets the system power mode.

Only the owner of the SC_R_SYSTEM resource or a partition with access permissions to SC_R_SYSTEM can do this.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>mode</i>	power mode to apply

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid mode,
- SC_ERR_NOACCESS if caller does not have SC_R_SYSTEM access

See also

[sc_pm_set_sys_power_mode\(\)](#).

12.30.3.2 `sc_pm_set_partition_power_mode()`

```
sc_err_t sc_pm_set_partition_power_mode (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode )
```

This function sets the power mode of a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition
in	<i>mode</i>	power mode to apply

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid partition or mode,
- SC_ERR_NOACCESS if caller's partition is not the owner or parent of *pt*

The power mode of the partitions is a max power any resource will be set to. Calling this will result in all resources owned by *pt* to have their power changed to the lower of *mode* or the individual resource mode set using [sc_pm_set_resource_power_mode\(\)](#).

12.30.3.3 sc_pm_get_sys_power_mode()

```
sc_err_t sc_pm_get_sys_power_mode (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t * mode )
```

This function gets the power mode of a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition
out	<i>mode</i>	pointer to return power mode

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid partition

12.30.3.4 `sc_pm_set_resource_power_mode()`

```
sc_err_t sc_pm_set_resource_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

This function sets the power mode of a resource.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or mode,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner

Resources must be at SC_PM_PW_MODE_LP mode or higher to access them, otherwise the master will get a bus error or hang.

This function will record the individual resource power mode and change it if the requested mode is lower than or equal to the partition power mode set with `sc_pm_set_partition_power_mode()`. In other words, the power mode of the resource will be the minimum of the resource power mode and the partition power mode.

Note some resources are still not accessible even when powered up if bus transactions go through a fabric not powered up. Examples of this are resources in display and capture subsystems which require the display controller or the imaging subsystem to be powered up first.

Not that resources are grouped into power domains by the underlying hardware. If any resource in the domain is on, the entire power domain will be on. Other power domains required to access the resource will also be turned on. Clocks required to access the peripheral will be turned on. Refer to the SoC RM for more info on power domains and access infrastructure (bus fabrics, clock domains, etc.).

12.30.3.5 `sc_pm_set_resource_power_mode_all()`

```
sc_err_t sc_pm_set_resource_power_mode_all (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode,
    sc_rsrc_t exclude )
```

This function sets the power mode for all the resources owned by a child partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of child partition
in	<i>mode</i>	power mode to apply
in	<i>exclude</i>	resource to exclude

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid partition or mode,
- SC_ERR_NOACCESS if caller's partition is not the parent of *pt*

This functions loops through all the resources owned by *pt* and sets the power mode to *mode*. It will skip setting *exclude* (SC_R_LAST to skip none).

This function can only be called by the parent. It is used to implement some aspects of virtualization.

12.30.3.6 sc_pm_get_resource_power_mode()

```
sc_err_t sc_pm_get_resource_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_power_mode_t * mode )
```

This function gets the power mode of a resource.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
out	<i>mode</i>	pointer to return power mode

Returns

Returns an error code (SC_ERR_NONE = success).

Note only SC_PM_PW_MODE_OFF and SC_PM_PW_MODE_ON are valid. The value returned does not reflect the power mode of the partition..

12.30.3.7 sc_pm_req_low_power_mode()

```
sc_err_t sc_pm_req_low_power_mode (
    sc_ipc_t ipc,
```

```

    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )

```

This function requests the low power mode some of the resources can enter based on their state.

This API is only valid for the following resources : SC_R_A53, SC_R_A53_0, SC_R_A53_1, SC_A53_2, SC_A53_3, SC_R_A72, SC_R_A72_0, SC_R_A72_1, SC_R_CC1, SC_R_A35, SC_R_A35_0, SC_R_A35_1, SC_R_A35_2, SC_R_A35_3. For all other resources it will return SC_ERR_PARAM. This function will set the low power mode the cores, cluster and cluster associated resources will enter when all the cores in a given cluster execute WFI

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

Returns

Returns an error code (SC_ERR_NONE = success).

12.30.3.8 sc_pm_req_cpu_low_power_mode()

```

sc_err_t sc_pm_req_cpu_low_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode,
    sc_pm_wake_src_t wake_src )

```

This function requests low-power mode entry for CPU/cluster resources.

This API is only valid for the following resources: SC_R_A53, SC_R_A53_x, SC_R_A72, SC_R_A72_x, SC_R_A35, SC_R_A35_x, SC_R_CCI. For all other resources it will return SC_ERR_PARAM. For individual core resources, the specified power mode and wake source will be applied after the core has entered WFI. For cluster resources, the specified power mode is applied after all cores in the cluster have entered low-power mode.

For multicluster resources, the specified power mode is applied after all clusters have reached low-power mode.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply
in	<i>wake_src</i>	wake source for low-power exit

Returns

Returns an error code (SC_ERR_NONE = success).

12.30.3.9 `sc_pm_set_cpu_resume_addr()`

```
sc_err_t sc_pm_set_cpu_resume_addr (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

This function is used to set the resume address of a CPU.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>address</i>	64-bit resume address

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or address,
- SC_ERR_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

12.30.3.10 `sc_pm_set_cpu_resume()`

```
sc_err_t sc_pm_set_cpu_resume (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_bool_t isPrimary,
    sc_faddr_t address )
```

This function is used to set parameters for CPU resume from low-power mode.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>isPrimary</i>	set SC_TRUE if primary wake CPU
in	<i>address</i>	64-bit resume address

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or address,
- SC_ERR_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

12.30.3.11 sc_pm_req_sys_if_power_mode()

```
sc_err_t sc_pm_req_sys_if_power_mode (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_sys_if_t sys_if,
    sc_pm_power_mode_t hpm,
    sc_pm_power_mode_t lpm )
```

This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.

This API is only valid for the following resources : SC_R_A53, SC_R_A72, and SC_R_M4_x_PID_y. For all other resources, it will return SC_ERR_PARAM. The requested power mode will be captured and applied to system-level resources as system conditions allow.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>sys_if</i>	system-level interface to be configured
in	<i>hpm</i>	high-power mode for the system interface
in	<i>lpm</i>	low-power mode for the system interface

Returns

Returns an error code (SC_ERR_NONE = success).

12.30.3.12 sc_pm_set_clock_rate()

```
sc_err_t sc_pm_set_clock_rate (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
```

```
sc_pm_clk_t clk,  
sc_pm_clock_rate_t * rate )
```

This function sets the rate of a resource's clock/PLL.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock/PLL to affect
in, out	<i>rate</i>	pointer to rate to set, return actual rate

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or clock/PLL,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_UNAVAILABLE if clock/PLL not applicable to this resource,
- SC_ERR_LOCKED if rate locked (usually because shared clock/PLL)

Refer to the Clock List for valid clock/PLL values.

12.30.3.13 sc_pm_get_clock_rate()

```
sc_err_t sc_pm_get_clock_rate (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )
```

This function gets the rate of a resource's clock/PLL.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock/PLL to affect
out	<i>rate</i>	pointer to return rate

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or clock/PLL,

- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_UNAVAILABLE if clock/PLL not applicable to this resource

Refer to the Clock List for valid clock/PLL values.

12.30.3.14 sc_pm_clock_enable()

```
sc_err_t sc_pm_clock_enable (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_bool_t enable,
    sc_bool_t autog )
```

This function enables/disables a resource's clock.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>enable</i>	enable if SC_TRUE; otherwise disabled
in	<i>autog</i>	HW auto clock gating

If *resource* is SC_R_ALL then all resources owned will be affected. No error will be returned.

If *clk* is SC_PM_CLK_ALL, then an error will be returned if any of the available clocks returns an error.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or clock,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.

12.30.3.15 sc_pm_set_clock_parent()

```
sc_err_t sc_pm_set_clock_parent (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t parent )
```

This function sets the parent of a resource's clock.

This function should only be called when the clock is disabled.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>parent</i>	New parent of the clock.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or clock,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_UNAVAILABLE if clock not applicable to this resource
- SC_ERR_BUSY if clock is currently enabled.
- SC_ERR_NOPOWER if resource not powered

Refer to the Clock List for valid clock values.

12.30.3.16 sc_pm_get_clock_parent()

```
sc_err_t sc_pm_get_clock_parent (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t * parent )
```

This function gets the parent of a resource's clock.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
out	<i>parent</i>	pointer to return parent of clock.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or clock,

- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.

12.30.3.17 sc_pm_reset()

```
sc_err_t sc_pm_reset (
    sc_ipc_t ipc,
    sc_pm_reset_type_t type )
```

This function is used to reset the system.

Only the owner of the SC_R_SYSTEM resource or a partition with access permissions to SC_R_SYSTEM can do this.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>type</i>	reset type

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid type,
- SC_ERR_NOACCESS if caller cannot access SC_R_SYSTEM

If this function returns, then the reset did not occur due to an invalid parameter.

12.30.3.18 sc_pm_reset_reason()

```
sc_err_t sc_pm_reset_reason (
    sc_ipc_t ipc,
    sc_pm_reset_reason_t * reason )
```

This function gets a caller's reset reason.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>reason</i>	pointer to return the reset reason

This function returns the reason a partition was reset. If the reason is POR, then the system reset reason will be returned.

Note depending on the connection of the WDOG_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the original reason will be lost.

Returns

Returns an error code (SC_ERR_NONE = success).

12.30.3.19 sc_pm_get_reset_part()

```
sc_err_t sc_pm_get_reset_part (
    sc_ipc_t ipc,
    sc_rm_pt_t * pt )
```

This function gets the partition that caused a reset.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	pointer to return the resetting partition

If the reset reason obtained via [sc_pm_reset_reason\(\)](#) is POR then the result from this function will be 0. Some SECO causes of reset will also return 0.

Note depending on the connection of the WDOG_OUT signal and the OTP programming of the PMIC, some resets may trigger a system POR and the partition info will be lost.

Returns

Returns an error code (SC_ERR_NONE = success).

12.30.3.20 sc_pm_boot()

```
sc_err_t sc_pm_boot (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

This function is used to boot a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to boot
in	<i>resource_cpu</i>	ID of the CPU resource to start
in	<i>boot_addr</i>	64-bit boot address
in	<i>resource_mu</i>	ID of the MU that must be powered
in	<i>resource_dev</i>	ID of the boot device that must be powered

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid partition, resource, or addr,
- SC_ERR_NOACCESS if caller's partition is not the parent of the partition to boot

This must be used to boot a partition. Only a partition booted this way can be rebooted using the watchdog, [sc_pm_boot\(\)](#) or [sc_pm_reboot_partition\(\)](#).

12.30.3.21 sc_pm_set_boot_parm()

```
sc_err_t sc_pm_set_boot_parm (
    sc_ipc_t ipc,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

This function is used to change the boot parameters for a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource_cpu</i>	ID of the CPU resource to start
in	<i>boot_addr</i>	64-bit boot address
in	<i>resource_mu</i>	ID of the MU that must be powered (0=none)
in	<i>resource_dev</i>	ID of the boot device that must be powered (0=none)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource, or addr

This function can be used to change the boot parameters for a partition. This can be useful if a partitions reboots differently from the initial boot done via [sc_pm_boot\(\)](#) or via ROM.

12.30.3.22 sc_pm_reboot()

```
void sc_pm_reboot (
    sc_ipc_t ipc,
    sc_pm_reset_type_t type )
```

This function is used to reboot the caller's partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>type</i>	reset type

If *type* is SC_PM_RESET_TYPE_COLD, then most peripherals owned by the calling partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If *type* is SC_PM_RESET_TYPE_WARM or SC_PM_RESET_TYPE_BOARD, then returns SC_ERR_PARM as these are not supported.

If this function returns, then the reset did not occur due to an invalid parameter.

12.30.3.23 sc_pm_reboot_partition()

```
sc_err_t sc_pm_reboot_partition (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pm_reset_type_t type )
```

This function is used to reboot a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to reboot
in	<i>type</i>	reset type

If *type* is SC_PM_RESET_TYPE_COLD, then most peripherals owned by the calling partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that that are not reset.

If *type* is SC_PM_RESET_TYPE_WARM or SC_PM_RESET_TYPE_BOARD, then returns SC_ERR_PARM as these are not supported.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid partition or type
- SC_ERR_NOACCESS if caller's partition is not the parent of *pt* and the caller does not have access to SC_RESOURCE_SYSTEM

Most peripherals owned by the partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that are not reset.

If `board_reboot_part()` returns a non-0 mask, then the reboot will be delayed until all partitions indicated in the mask have called `sc_pm_reboot_continue()` to continue the boot.

12.30.3.24 sc_pm_reboot_continue()

```
sc_err_t sc_pm_reboot_continue (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function is used to continue the reboot a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to continue

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid partition

12.30.3.25 sc_pm_cpu_start()

```
sc_err_t sc_pm_cpu_start (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_bool_t enable,
    sc_faddr_t address )
```

This function is used to start/stop a CPU.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>enable</i>	start if SC_TRUE; otherwise stop
in	<i>address</i>	64-bit boot address

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or address,
- SC_ERR_NOACCESS if caller's partition is not the parent of the resource (CPU) owner

This function is usually used to start a secondar CPU in the same partition as the caller. It is not used to start the first CPU in a dedicated partition. That would be started by calling [sc_pm_boot\(\)](#).

A CPU started with [sc_pm_cpu_start\(\)](#) will not restart as a result of a watchdog event or calling [sc_pm_reboot\(\)](#) or [sc_pm_reboot_partition\(\)](#). Those will reboot that partition which will start the CPU started with [sc_pm_boot\(\)](#).

12.30.3.26 sc_pm_cpu_reset()

```
void sc_pm_cpu_reset (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

This function is used to reset a CPU.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	ID of the CPU resource
in	<i>address</i>	64-bit boot address

This function does not return anything as the calling core may have been reset. It can still fail if the resource or address is invalid. It can also fail if the caller's partition is not the owner of the CPU, not the parent of the CPU resource owner, or has access to SC_R_SYSTEM. Will also fail if the resource is not powered on. No indication of failure is returned.

Note this just resets the CPU. None of the peripherals or bus fabric used by the CPU is reset. State configured in the SCFW is not reset. The SW running on the core has to understand and deal with this.

12.30.3.27 sc_pm_is_partition_started()

```
sc_bool_t sc_pm_is_partition_started (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function returns a bool indicating if a partition was started.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to check

Returns

Returns a bool (SC_TRUE = started).

Note this indicates if a partition was started. It does not indicate if a partition is currently running or in a low power state.

12.30.3.28 pm_init()

```
void pm_init (
    sc_bool_t api_phase )
```

Internal SC function to initializes the PM service.

Parameters

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a *api_phase* = SC_TRUE, otherwise initializes the HW managed by the PM service. API must be initialized before anything else is done with the service.

12.30.3.29 pm_init_part()

```
sc_err_t pm_init_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

This function initializes a new partition.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt</i>	handle of partition

Returns

Returns an error code (SC_ERR_NONE = success).

Note this function should only be called by the resource manager when a new partition is allocated. The default power mode is on.

12.30.3.30 pm_set_sys_power_mode()

```
sc_err_t pm_set_sys_power_mode (
    sc_rm_pt_t caller_pt,
    sc_pm_power_mode_t mode )
```

Internal SC function to set the power mode of the system.

See also

[sc_pm_set_sys_power_mode\(\)](#).

12.30.3.31 pm_set_partition_power_mode()

```
sc_err_t pm_set_partition_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode )
```

Internal SC function to set the power mode of a partition.

See also

[sc_pm_set_partition_power_mode\(\)](#).

12.30.3.32 pm_get_sys_power_mode()

```
sc_err_t pm_get_sys_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t * mode )
```

Internal SC function to get the power mode of a partition.

See also

[sc_pm_get_sys_power_mode\(\)](#).

12.30.3.33 pm_update_ridx()

```
void pm_update_ridx (
    sc_rm_idx_t idx )
```

Internal SC function to update the power state of a resource.

Parameters

<code>in</code>	<code>idx</code>	unified resource index
-----------------	------------------	------------------------

Used to update when a partition changes state or resource is moved.

12.30.3.34 `pm_is_resource_accessible()`

```
sc_bool_t pm_is_resource_accessible (
    sc_rsrc_t resource )
```

Internal SC function to get the functional state of a resource.

Parameters

<code>in</code>	<code>resource</code>	unified resource index
-----------------	-----------------------	------------------------

Returns

Returns a boolean (SC_TRUE = functional).

Used to see if a resource is ready to be used.

12.30.3.35 `pm_set_resource_power_mode()`

```
sc_err_t pm_set_resource_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to set the power mode of a resource.

See also

[`sc\_pm\_set\_resource\_power\_mode\(\)`](#).

12.30.3.36 `pm_set_resource_power_mode_all()`

```
sc_err_t pm_set_resource_power_mode_all (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_power_mode_t mode,
    sc_rsrc_t exclude )
```

Internal SC function to set power mode for all resources in a child partition.

See also

[`sc\_pm\_set\_resource\_power\_mode\_all\(\)`](#).

12.30.3.37 pm_set_rsrc_power_mode()

```
void pm_set_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t mode )
```

This function sets the power mode of a resource index.

Parameters

in	<i>idx</i>	index of the resource
in	<i>mode</i>	power mode to apply

12.30.3.38 pm_update_rsrc_power_mode()

```
void pm_update_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t mode )
```

This function updates the power mode of a resource index.

Parameters

in	<i>idx</i>	index of the resource
in	<i>mode</i>	power mode to apply

12.30.3.39 pm_force_resource_power_mode()

```
sc_err_t pm_force_resource_power_mode (
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to force the power mode of a resource.

It should only be called by the SC during initial configuration.

Parameters

in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or mode

Note only SC_PM_PW_MODE_OFF and SC_PM_PW_MODE_ON are valid. Other modes will return an error. Resources set to SC_PM_PW_MODE_ON will reflect the power mode of the partition and will change as that changes.

See also

[sc_pm_set_partition_power_mode\(\)](#).

12.30.3.40 pm_force_resource_power_mode_v()

```
void pm_force_resource_power_mode_v (
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to force the power mode of a resource.

It should only be called by the SC during initial configuration.

Parameters

in	<i>resource</i>	ID of the resource
in	<i>mode</i>	power mode to apply

See also

[sc_pm_set_partition_power_mode\(\)](#).

Examples

[board.c](#).

12.30.3.41 pm_get_resource_power_mode()

```
sc_err_t pm_get_resource_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_power_mode_t * mode )
```

Internal SC function to get the power mode of a resource.

See also

[sc_pm_get_resource_power_mode\(\)](#).

12.30.3.42 pm_get_rsrc_power_mode()

```
void pm_get_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t * mode )
```

This function gets the power mode of a resource index.

Parameters

in	<i>idx</i>	index of the resource
in	<i>mode</i>	power mode to apply

12.30.3.43 pm_get_active_rsrc_power_mode()

```
void pm_get_active_rsrc_power_mode (
    sc_rm_idx_t idx,
    sc_pm_power_mode_t * mode )
```

This function gets the active power mode of a resource index.

Parameters

in	<i>idx</i>	index of the resource
in	<i>mode</i>	active power mode for the resource

12.30.3.44 pm_req_low_power_mode()

```
sc_err_t pm_req_low_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode )
```

Internal SC function to request the power mode a resource can enter in some low power conditions.

See also

[sc_pm_req_low_power_mode\(\)](#).

12.30.3.45 pm_req_cpu_low_power_mode()

```
sc_err_t pm_req_cpu_low_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_power_mode_t mode,
    sc_pm_wake_src_t wake_src )
```

Internal SC function to request low-power mode for a CPU.

See also

[sc_pm_req_cpu_low_power_mode\(\)](#).

12.30.3.46 pm_set_cpu_resume_addr()

```
sc_err_t pm_set_cpu_resume_addr (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

Internal SC function to set the resume address of a CPU.

See also

[sc_pm_set_cpu_resume_addr\(\)](#).

12.30.3.47 pm_set_cpu_resume()

```
sc_err_t pm_set_cpu_resume (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_bool_t isPrimary,
    sc_faddr_t address )
```

Internal SC function to set the resume parameters of a CPU.

See also

[sc_pm_set_cpu_resume\(\)](#).

12.30.3.48 pm_req_sys_if_power_mode()

```
sc_err_t pm_req_sys_if_power_mode (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_sys_if_t sys_if,
    sc_pm_power_mode_t hpm,
    sc_pm_power_mode_t lpm )
```

Internal SC function to request power mode for system-level interfaces.

See also

[pm_req_sys_if_power_mode\(\)](#).

12.30.3.49 pm_set_clock_rate()

```
sc_err_t pm_set_clock_rate (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )
```

Internal SC function to set the rate of a resource's clock/PLL.

See also

[sc_pm_set_clock_rate\(\)](#).

Examples

[board.c](#).

12.30.3.50 pm_get_clock_rate()

```
sc_err_t pm_get_clock_rate (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clock_rate_t * rate )
```

Internal SC function to get the rate of a resource's clock/PLL.

See also

[sc_pm_get_clock_rate\(\)](#).

Examples

[board.c](#).

12.30.3.51 `pm_clock_enable()`

```
sc_err_t pm_clock_enable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_bool_t enable,
    sc_bool_t autog )
```

Internal SC function to enable/disable a resource's clock.

See also

[sc_pm_clock_enable\(\)](#).

Examples

[board.c](#).

12.30.3.52 `pm_force_clock_enable()`

```
sc_err_t pm_force_clock_enable (
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_bool_t enable )
```

Internal SC function to force a resource's clock to be enabled.

Parameters

in	<i>resource</i>	ID of the resource
in	<i>clk</i>	clock to affect
in	<i>enable</i>	enable if SC_TRUE; otherwise depends on state from pm_clock_enable()

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid resource or clock,
- SC_ERR_UNAVAILABLE if clock not applicable to this resource

Refer to the Clock List for valid clock values.

Examples

[board.c](#).

12.30.3.53 pm_set_clock_parent()

```
sc_err_t pm_set_clock_parent (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t parent )
```

Internal SC function to set a clock parent.

See also

[sc_pm_set_clock_parent\(\)](#).

12.30.3.54 pm_get_clock_parent()

```
sc_err_t pm_get_clock_parent (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_pm_clk_t clk,
    sc_pm_clk_parent_t * parent )
```

Internal SC function to get a clock parent.

See also

[sc_pm_get_clock_parent\(\)](#).

12.30.3.55 pm_boot()

```
sc_err_t pm_boot (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

Internal SC function to boot a partition.

See also

[sc_pm_boot\(\)](#).

12.30.3.56 pm_set_boot_parm()

```
sc_err_t pm_set_boot_parm (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource_cpu,
    sc_faddr_t boot_addr,
    sc_rsrc_t resource_mu,
    sc_rsrc_t resource_dev )
```

Internal SC function to set a partition's boot parameters.

See also

[sc_pm_set_boot_parm\(\)](#).

12.30.3.57 pm_reboot()

```
void pm_reboot (
    sc_rm_pt_t caller_pt,
    sc_pm_reset_type_t type )
```

Internal SC function to reboot the caller's partition.

See also

[sc_pm_reboot\(\)](#).

12.30.3.58 pm_reset_reason()

```
sc_err_t pm_reset_reason (
    sc_rm_pt_t caller_pt,
    sc_pm_reset_reason_t * reason )
```

Internal SC function to get the reset reason.

See also

[sc_pm_reset_reason\(\)](#).

12.30.3.59 pm_get_reset_part()

```
sc_err_t pm_get_reset_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t * pt )
```

Internal SC function to get the partition that caused a reset.

See also

[sc_pm_get_reset_part\(\)](#).

12.30.3.60 pm_cpu_start()

```
sc_err_t pm_cpu_start (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_bool_t enable,
    sc_faddr_t address )
```

Internal SC function to start/stop a CPU.

See also

[sc_pm_cpu_start\(\)](#).

12.30.3.61 pm_cpu_reset()

```
void pm_cpu_reset (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_faddr_t address )
```

Internal SC function to reset a CPU.

See also

[sc_pm_cpu_reset\(\)](#).

12.30.3.62 pm_reboot_partition()

```
sc_err_t pm_reboot_partition (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_reset_type_t type )
```

Internal SC function to reboot a partition.

See also

[sc_pm_reboot_partition\(\)](#).

12.30.3.63 pm_reboot_continue()

```
sc_err_t pm_reboot_continue (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to continue reboot.

See also

[sc_reboot_continue\(\)](#).

12.30.3.64 pm_reset()

```
sc_err_t pm_reset (
    sc_rm_pt_t caller_pt,
    sc_pm_reset_type_t type )
```

Internal SC function to reset the system.

See also

[sc_pm_reset\(\)](#).

12.30.3.65 pm_reboot_part()

```
sc_err_t pm_reboot_part (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pm_reset_type_t type,
    sc_pm_reset_reason_t reason,
    sc_pm_power_mode_t mode )
```

Internal SC function used to reboot a partition.

Parameters

in	<i>caller_pt</i>	calling partition
in	<i>pt</i>	handle of partition to reboot
in	<i>type</i>	reset type
in	<i>reason</i>	reset reason
in	<i>mode</i>	power mode to go down to as part of reboot

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid partition or reason

Most peripherals owned by the partition will be reset if possible. SC state (partitions, power, clocks, etc.) is reset. The boot SW of the booting CPU must be able to handle peripherals that are not reset.

12.30.3.66 pm_is_partition_started()

```
sc_bool_t pm_is_partition_started (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to get boolean indicating that a partition was started.

See also

[sc_pm_is_partition_started\(\)](#).

12.31 (SVC) Resource Management Service

Module for the Resource Management (RM) service.

Macros

- `#define SC_SS_IDX_W 8U`
Width of SS index.
- `#define SC_PT_ALL SC_RM_NUM_PARTITION`

Typedefs

- `typedef uint8_t sc_rm_pt_t`
This type is used to declare a resource partition.
- `typedef uint8_t sc_rm_mr_t`
This type is used to declare a memory region.
- `typedef uint8_t sc_rm_did_t`
This type is used to declare a resource domain ID used by the isolation HW.
- `typedef uint16_t sc_rm_sid_t`
This type is used to declare an SMMU StreamID.
- `typedef uint8_t sc_rm_spa_t`
This type is a used to declare master transaction attributes.
- `typedef uint8_t sc_rm_perm_t`
This type is used to declare a resource/memory region access permission.
- `typedef uint8_t sc_ss_idx_t`
Type for a ss resource index.

Defines for type widths

- `#define SC_RM_PARTITION_W 5U`
Width of sc_rm_pt_t.
- `#define SC_RM_MEMREG_W 6U`
Width of sc_rm_mr_t.
- `#define SC_RM_DID_W 4U`
Width of sc_rm_did_t.
- `#define SC_RM_SID_W 6U`
Width of sc_rm_sid_t.
- `#define SC_RM_SPA_W 2U`
Width of sc_rm_spa_t.
- `#define SC_RM_PERM_W 3U`
Width of sc_rm_perm_t.

Defines for ALL parameters

- #define `SC_RM_PT_ALL` ((`sc_rm_pt_t`) UINT8_MAX)
All partitions.
- #define `SC_RM_MR_ALL` ((`sc_rm_mr_t`) UINT8_MAX)
All memory regions.

Defines for `sc_rm_spa_t`

- #define `SC_RM_SPA_PASSTHRU` 0U
Pass through (attribute driven by master)
- #define `SC_RM_SPA_PASSSID` 1U
Pass through and output on SID.
- #define `SC_RM_SPA_ASSERT` 2U
Assert (force to be secure/privileged)
- #define `SC_RM_SPA_NEGATE` 3U
Negate (force to be non-secure/user)

Defines for `sc_rm_perm_t`

- #define `SC_RM_PERM_NONE` 0U
No access.
- #define `SC_RM_PERM_SEC_R` 1U
Secure RO.
- #define `SC_RM_PERM_SECPRIV_RW` 2U
Secure privilege R/W.
- #define `SC_RM_PERM_SEC_RW` 3U
Secure R/W.
- #define `SC_RM_PERM_NS_PRIV_R` 4U
Secure R/W, non-secure privilege RO.
- #define `SC_RM_PERM_NS_R` 5U
Secure R/W, non-secure RO.
- #define `SC_RM_PERM_NS_PRIV_RW` 6U
Secure R/W, non-secure privilege R/W.
- #define `SC_RM_PERM_FULL` 7U
Full access.

Partition Functions

- `sc_err_t sc_rm_partition_alloc` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`, `sc_bool_t secure`, `sc_bool_t isolated`, `sc_bool_t restricted`, `sc_bool_t grant`, `sc_bool_t coherent`)
This function requests that the SC create a new resource partition.
- `sc_err_t sc_rm_set_confidential` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_bool_t retro`)
This function makes a partition confidential.
- `sc_err_t sc_rm_partition_free` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)
This function frees a partition and assigns all resources to the caller.
- `sc_rm_did_t sc_rm_get_did` (`sc_ipc_t ipc`)
This function returns the DID of a partition.
- `sc_err_t sc_rm_partition_static` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rm_did_t did`)
This function forces a partition to use a specific static DID.
- `sc_err_t sc_rm_partition_lock` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`)
This function locks a partition.
- `sc_err_t sc_rm_get_partition` (`sc_ipc_t ipc`, `sc_rm_pt_t *pt`)
This function gets the partition handle of the caller.
- `sc_err_t sc_rm_set_parent` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rm_pt_t pt_parent`)
This function sets a new parent for a partition.
- `sc_err_t sc_rm_move_all` (`sc_ipc_t ipc`, `sc_rm_pt_t pt_src`, `sc_rm_pt_t pt_dst`, `sc_bool_t move_rsrc`, `sc_bool_t move_pads`)
This function moves all movable resources/pads owned by a source partition to a destination partition.

Resource Functions

- `sc_err_t sc_rm_assign_resource` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rsrc_t resource`)
This function assigns ownership of a resource to a partition.
- `sc_err_t sc_rm_set_resource_movable` (`sc_ipc_t ipc`, `sc_rsrc_t resource_fst`, `sc_rsrc_t resource_lst`, `sc_bool_t movable`)
This function flags resources as movable or not.
- `sc_err_t sc_rm_set_subsys_rsrc_movable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_bool_t movable`)
This function flags all of a subsystem's resources as movable or not.
- `sc_err_t sc_rm_set_master_attributes` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_spa_t sa`, `sc_rm_spa_t pa`, `sc_bool_t smmu_bypass`)
This function sets attributes for a resource which is a bus master (i.e.
StreamID for a resource which is a bus master (i.e.
- `sc_err_t sc_rm_set_master_sid` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_sid_t sid`)
This function sets the StreamID for a resource which is a bus master (i.e.
- `sc_err_t sc_rm_set_peripheral_permissions` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_pt_t pt`, `sc_rm_perm_t perm`)
This function sets access permissions for a peripheral resource.
- `sc_bool_t sc_rm_is_resource_owned` (`sc_ipc_t ipc`, `sc_rsrc_t resource`)
This function gets ownership status of a resource.
- `sc_err_t sc_rm_get_resource_owner` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_pt_t *pt`)
This function is used to get the owner of a resource.
- `sc_bool_t sc_rm_is_resource_master` (`sc_ipc_t ipc`, `sc_rsrc_t resource`)
This function is used to test if a resource is a bus master.
- `sc_bool_t sc_rm_is_resource_peripheral` (`sc_ipc_t ipc`, `sc_rsrc_t resource`)
This function is used to test if a resource is a peripheral.
- `sc_err_t sc_rm_get_resource_info` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rm_sid_t *sid`)
This function is used to obtain info about a resource.

Memory Region Functions

- [sc_err_t sc_rm_memreg_alloc](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) *mr, [sc_faddr_t](#) addr_start, [sc_faddr_t](#) addr_end)
This function requests that the SC create a new memory region.
- [sc_err_t sc_rm_memreg_split](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) mr, [sc_rm_mr_t](#) *mr_ret, [sc_faddr_t](#) addr_start, [sc_faddr_t](#) addr_end)
This function requests that the SC split a memory region.
- [sc_err_t sc_rm_memreg_frag](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) *mr_ret, [sc_faddr_t](#) addr_start, [sc_faddr_t](#) addr_end)
This function requests that the SC fragment a memory region.
- [sc_err_t sc_rm_memreg_free](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) mr)
This function frees a memory region.
- [sc_err_t sc_rm_find_memreg](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) *mr, [sc_faddr_t](#) addr_start, [sc_faddr_t](#) addr_end)
Internal SC function to find a memory region.
- [sc_err_t sc_rm_assign_memreg](#) (sc_ipc_t ipc, [sc_rm_pt_t](#) pt, [sc_rm_mr_t](#) mr)
This function assigns ownership of a memory region.
- [sc_err_t sc_rm_set_memreg_permissions](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) mr, [sc_rm_pt_t](#) pt, [sc_rm_perm_t](#) perm)
This function sets access permissions for a memory region.
- [sc_bool_t sc_rm_is_memreg_owned](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) mr)
This function gets ownership status of a memory region.
- [sc_err_t sc_rm_get_memreg_info](#) (sc_ipc_t ipc, [sc_rm_mr_t](#) mr, [sc_faddr_t](#) *addr_start, [sc_faddr_t](#) *addr_end)
This function is used to obtain info about a memory region.

Pad Functions

- [sc_err_t sc_rm_assign_pad](#) (sc_ipc_t ipc, [sc_rm_pt_t](#) pt, [sc_pad_t](#) pad)
This function assigns ownership of a pad to a partition.
- [sc_err_t sc_rm_set_pad_movable](#) (sc_ipc_t ipc, [sc_pad_t](#) pad_fst, [sc_pad_t](#) pad_lst, [sc_bool_t](#) movable)
This function flags pads as movable or not.
- [sc_bool_t sc_rm_is_pad_owned](#) (sc_ipc_t ipc, [sc_pad_t](#) pad)
This function gets ownership status of a pad.

Debug Functions

- void [sc_rm_dump](#) (sc_ipc_t ipc)
This function dumps the RM state for debug.

Internal Functions

- void [rm_init](#) ([sc_bool_t](#) api_phase)
Internal SC function to initialize the RM service.
- [sc_err_t rm_reserve_static_pt](#) ([sc_rm_pt_t](#) num)
Internal SC function to specify the number of static partitions.
- [sc_err_t rm_reserve_static_did](#) ([sc_rm_did_t](#) num)
Internal SC function to specify the number of static domains.

- `sc_err_t rm_partition_alloc (sc_rm_pt_t caller_pt, sc_rm_pt_t *pt, sc_bool_t secure, sc_bool_t isolated, sc_bool_t restricted, sc_bool_t grant, sc_bool_t coherent)`
Internal SC function to request that the SC create a new resource partition.
- `sc_err_t rm_set_confidential (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_bool_t retro)`
Internal SC function to make a partition confidential.
- `sc_err_t rm_partition_free (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
Internal SC function to free a partition and assigns all resources to the caller.
- `sc_err_t rm_get_partition (sc_rm_pt_t caller_pt, sc_rm_pt_t *pt)`
Internal SC function to get the partition handle of the caller.
- `sc_bool_t rm_is_partition_used (sc_rm_pt_t pt)`
Internal SC function to determine if a partition is enabled (used) or not.
- `sc_bool_t rm_is_secure_partition (sc_rm_pt_t caller_pt)`
Internal SC function to get the security state of partition.
- `sc_bool_t rm_is_partition_isolated (sc_rm_pt_t pt)`
Internal SC function to get the isolation state of partition.
- `sc_bool_t rm_is_sys_access (sc_rm_pt_t pt)`
Internal SC function to return if the partition has system access.
- `sc_rm_pt_t rm_get_partition_parent (sc_rm_pt_t pt)`
Internal SC function to return the parent of a partition.
- `sc_rm_did_t rm_get_did (sc_rm_pt_t caller_pt)`
Internal SC function to get the DID of the caller's partition.
- `sc_err_t rm_partition_static (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rm_did_t did)`
Internal SC function to force a partition to use a specific static DID.
- `sc_err_t rm_partition_lock (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
Internal SC function to lock a partition.
- `sc_err_t rm_set_parent (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rm_pt_t pt_parent)`
Internal SC function to set a new parent for a partition.
- `sc_bool_t rm_is_parent (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
Internal SC function to check if caller is the parent of a partition.
- `sc_bool_t rm_check_ancestor (sc_rm_pt_t caller_pt, sc_rm_pt_t pt_owner)`
Internal SC function to check if caller is an ancestor of owner.
- `sc_err_t rm_move_all (sc_rm_pt_t caller_pt, sc_rm_pt_t pt_src, sc_rm_pt_t pt_dst, sc_bool_t move_rsrc, sc_bool_t move_pads)`
Internal SC function to move all resources/pads owned by a source partition to a destination partition.
- `sc_err_t rm_assign_resource (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rsrc_t resource)`
Internal SC function to assign ownership of a resource to a partition.
- `sc_err_t rm_set_resource_movable (sc_rm_pt_t caller_pt, sc_rsrc_t resource_fst, sc_rsrc_t resource_lst, sc_bool_t movable)`
Internal SC function to flag resource as movable or not.
- `sc_err_t rm_set_subsys_rsrc_movable (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_bool_t movable)`
Internal SC function to flag all of a subsystem's resources as movable or not.
- `sc_err_t rm_set_master_attributes (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_spa_t sa, sc_rm_spa_t pa, sc_bool_t smmu_bypass)`
Internal SC function to set attributes for a resource which is a bus master (i.e.
Internal SC function to set the StreamID for a resource which is a bus master (i.e.
- `sc_err_t rm_update_master (sc_rm_idx_t idx)`

Internal SC function to update a master resource.

- `sc_err_t rm_set_peripheral_permissions (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_pt_t pt, sc_rm_perm_t perm)`

Internal SC function to set access permissions for a peripheral resource.

- `sc_err_t rm_update_peripheral (sc_rm_idx_t idx)`

Internal SC function to update a peripheral resource.

- `sc_err_t rm_update_resource (sc_rsrc_t resource)`

Internal SC function to update a resource in HW.

- `void rm_get_ridx_ss_info (sc_rm_idx_t idx, sc_sub_t *ss, sc_ss_idx_t *ss_idx)`

Internal SC function to return subsystem specific info about a resource.

- `sc_bool_t rm_check_map_ridx (sc_rsrc_t resource, sc_rm_idx_t *idx)`

Internal SC function to check the validity of a resource and return the unified resource index.

- `void rm_check_map_ridx_v (sc_rsrc_t resource, sc_rm_idx_t *idx)`

Internal SC function to check the validity of a resource and return the unified resource index.

- `sc_bool_t rm_is_resource_owned (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`

Internal SC function to get ownership status of a resource.

- `sc_bool_t rm_is_ridx_owned (sc_rm_pt_t caller_pt, sc_rm_idx_t idx)`

Internal SC function to check if a resource is owned by the caller.

- `sc_bool_t rm_is_resource_avail (sc_rsrc_t resource)`

Internal SC function to check if a resource is available.

- `sc_bool_t rm_is_ridx_avail (sc_rm_idx_t idx)`

Internal SC function to check if a resource is available.

- `sc_bool_t rm_is_resource_access_allowed (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`

Internal SC function to get access rights of a resource.

- `sc_bool_t rm_is_ridx_access_allowed (sc_rm_pt_t caller_pt, sc_rm_idx_t idx)`

Internal SC function to check if a resource is controllable by the caller.

- `sc_err_t rm_get_resource_owner (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_pt_t *pt)`

Internal SC function to return the owner partition for a resource.

- `void rm_get_ridx_owner (sc_rm_idx_t idx, sc_rm_pt_t *pt)`

Internal SC function to return the owning partition for a resource.

- `sc_bool_t rm_is_resource_master (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`

Internal SC function used to test if a resource is a bus master.

- `sc_bool_t rm_is_ridx_master (sc_rm_idx_t idx)`

Internal SC function to check if a resource is a master.

- `sc_bool_t rm_is_resource_peripheral (sc_rm_pt_t caller_pt, sc_rsrc_t resource)`

Internal SC function used to test if a resource is a peripheral.

- `sc_bool_t rm_is_ridx_peripheral (sc_rm_idx_t idx)`

Internal SC function to check if a resource is a peripheral.

- `sc_err_t rm_get_resource_info (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rm_sid_t *sid)`

Internal SC function used to obtain info about a resource.

- `void rm_ridx_block (sc_rm_idx_t idx, sc_bool_t block)`

Internal SC function to control if a access to a resource should be blocked via HW.

- `sc_err_t rm_memreg_alloc (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)`

Internal SC function to request that the SC create a new memory region.

- `sc_err_t rm_memreg_split (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end)`

Internal SC function to split a memory region.

- `sc_err_t rm_memreg_frag (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr_ret, sc_faddr_t addr_start, sc_faddr_t addr_end)`
Internal SC function to fragment a memory region.
- `sc_err_t rm_memreg_free (sc_rm_pt_t caller_pt, sc_rm_mr_t mr)`
Internal SC function to free a memory region.
- `sc_err_t rm_find_memreg (sc_rm_pt_t caller_pt, sc_rm_mr_t *mr, sc_faddr_t addr_start, sc_faddr_t addr_end)`
Internal SC function to find a memory region.
- `sc_err_t rm_assign_memreg (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_rm_mr_t mr)`
Internal SC function to assign ownership of a memory region.
- `sc_err_t rm_set_memreg_permissions (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_rm_pt_t pt, sc_rm_perm_t perm)`
Internal SC function to set access permissions for a memory region.
- `sc_err_t rm_set_memreg_iee (sc_rm_mr_t mr, sc_rm_det_t det, sc_rm_rmsg_t rmsg)`
Internal SC function to set the IEE values for a memory region.
- `sc_bool_t rm_is_memreg_owned (sc_rm_pt_t caller_pt, sc_rm_mr_t mr)`
Internal SC function to get ownership status of a memory region.
- `sc_err_t rm_get_memreg_info (sc_rm_pt_t caller_pt, sc_rm_mr_t mr, sc_faddr_t *addr_start, sc_faddr_t *addr_end)`
Internal SC function used to obtain info about a memory region.
- `sc_err_t rm_assign_pad (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pad_t pad)`
Internal SC function to assign ownership of a pad to a partition.
- `sc_err_t rm_set_pad_movable (sc_rm_pt_t caller_pt, sc_pad_t pad_first, sc_pad_t pad_last, sc_bool_t movable)`
Internal SC function to flag pad as movable or not.
- `sc_bool_t rm_is_pad_owned (sc_rm_pt_t caller_pt, sc_pad_t pad)`
Internal SC function to get ownership status of a pad.
- `sc_err_t rm_get_pad_owner (sc_pad_t pad, sc_rm_pt_t *pt)`
Internal SC function to get the owner of a pad.
- `void rm_enable_blocking (void)`
Enable blocking of resources powered off.
- `sc_err_t rm_init_subsys (sc_sub_t ss, sc_bool_t block_enb)`
Internal SC function to reload a subsystem's XRDC info after a power on.
- `void rm_dump (sc_rm_pt_t caller_pt)`
Internal SC function to dump RM state for debug .

12.31.1 Detailed Description

Module for the Resource Management (RM) service.

The following SCFW resource manager (RM) code is an example of how to create a partition for an M4 core and its resources. This could be run from another core, an SCD, or be embedded into board.c.

The ipc parameter most functions take is a handle to the IPC channel opened to communicate to the SC. It is implementation defined. Most API ports include an `sc_ipc_open()` and `sc_ipc_close()` function to manage this. The `sc_ipc_open()` takes an argument to identify the communication channel (usually the MU address) and returns the IPC handle that all API calls should then use.

Note all this configuration can be done with the M4 subsystem powered off. It will be loaded when the M4 is powered on.

```

00001 sc_rm_pt_t pt_m4_0;
00002 sc_rm_mr_t mr_ddr1, mr_ddr2, mr_m4_0;
00003
00004 //sc_rm_dump(ipc);
00005
00006 /* Mark all resources as not movable */
00007 sc_rm_set_resource_movable(ipc, SC_R_ALL, SC_R_ALL, SC_FALSE);
00008 sc_rm_set_pad_movable(ipc, SC_P_ALL, SC_P_ALL, SC_FALSE);
00009
00010 /* Allocate M4_0 partition */
00011 sc_rm_partition_alloc(ipc, &pt_m4_0, SC_FALSE, SC_TRUE, SC_FALSE, SC_TRUE,
00012     SC_FALSE);
00013
00014 /* Mark all M4_0 subsystem resources as movable */
00015 sc_rm_set_subsys_rsrc_movable(ipc, SC_R_M4_0_PID0, SC_TRUE);
00016 sc_rm_set_pad_movable(ipc, SC_P_ADC_IN3, SC_P_ADC_IN2, SC_TRUE);
00017
00018 /* Keep some resources in the parent partition */
00019 sc_rm_set_resource_movable(ipc, SC_R_M4_0_PID1, SC_R_M4_0_PID4,
00020     SC_FALSE);
00021 sc_rm_set_resource_movable(ipc, SC_R_M4_0_MU_0A0, SC_R_M4_0_MU_0A3,
00022     SC_FALSE);
00023
00024 /* Move some resource not in the M4_0 subsystem */
00025 sc_rm_set_resource_movable(ipc, SC_R_IRQSTR_M4_0, SC_R_IRQSTR_M4_0,
00026     SC_TRUE);
00027 sc_rm_set_resource_movable(ipc, SC_R_M4_1_MU_0A0, SC_R_M4_1_MU_0A0,
00028     SC_TRUE);
00029
00030 /* Move everything flagged as movable */
00031 sc_rm_move_all(ipc, ipc, pt_m4_0, SC_TRUE, SC_TRUE);
00032
00033 /* Allow all to access the SEMA42 */
00034 sc_rm_set_peripheral_permissions(pt_m4_0, SC_R_M4_0_SEMA42,
00035     SC_RM_PT_ALL, SC_RM_PERM_FULL);
00036
00037 /* Move M4_0 TCM */
00038 sc_rm_find_memreg(ipc, &mr_m4_0, 0x034FE0000, 0x034FE0000);
00039 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
00040
00041 /* Split DDR space, assign 0x88000000-0x8FFFFFFF to CM4 */
00042 sc_rm_find_memreg(ipc, &mr_ddr1, 0x080000000, 0x080000000);
00043 sc_rm_memreg_split(ipc, mr_ddr1, &mr_ddr2, 0x090000000, 0x0FFFFFFF);
00044
00045 /* Reserve DDR for M4_0 */
00046 sc_rm_memreg_split(ipc, mr_ddr1, &mr_m4_0, 0x088000000, 0x08FFFFFF);
00047 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
00048
00049 //sc_rm_dump(ipc);

```

First, variables are declared to hold return partition and memory region handles.

```

00000 sc_rm_pt_t pt_m4_0;
00001 sc_rm_mr_t mr_ddr1, mr_ddr2, mr_m4_0;

```

Optionally, call `sc_rm_dump()` to dump the state of the RM to the SCFW debug UART.

```

00002 //sc_rm_dump(ipc);

```

Mark resources and pins as movable or not movable to the new partition. By default, all resources are marked as movable. Marking all as movable or not movable first depends on how many resources are to be moved and which is the most efficient. Marking does not move the resource yet. Note, that it is also possible to assign resources individually using `sc_rm_assign_resource()`.

```

00004 /* Mark all resources as not movable */
00006 sc_rm_set_resource_movable(ipc, SC_R_ALL, SC_R_ALL, SC_FALSE);
00007 sc_rm_set_pad_movable(ipc, SC_P_ALL, SC_P_ALL, SC_FALSE);

```

The `sc_rm_partition_alloc()` function call requests that the SC create a new partition to contain the M4 system. This function does not access the hardware at all. It allocates a new partition and returns a partition handle (`pt_m4_0`).

The partition is marked non-secure as `secure=SC_FALSE`. Marking as non-secure prevents subsequent functions from configuring masters in this partition to assert the TZPROT signal.

```
00008 /* Allocate M4_0 partition */
00010 sc_rm_partition_alloc(ipc, &pt_m4_0, SC_FALSE, SC_TRUE, SC_FALSE, SC_TRUE,
00011     SC_FALSE);
```

Now mark some resources as movable. `sc_rm_set_subsys_rsrc_movable()` can be used to mark all resources in a HW subsystem. `sc_rm_set_pad_movable()` is used to mark some pads (i.e. pins) as movable.

```
00012 /* Mark all M4_0 subsystem resources as movable */
00014 sc_rm_set_subsys_rsrc_movable(ipc, SC_R_M4_0_PID0, SC_TRUE);
00015 sc_rm_set_pad_movable(ipc, SC_P_ADC_IN3, SC_P_ADC_IN2, SC_TRUE);
```

Then mark some resources in the M4_0 subsystem (all marked movable above) as not movable using `sc_rm_set_resource_movable()`. In this case the process IDs used to access memory owned by other partitions as well as the MUs used for others to communicate with the M4 need to be left with the parent partition.

```
00016 /* Keep some resources in the parent partition */
00018 sc_rm_set_resource_movable(ipc, SC_R_M4_0_PID1, SC_R_M4_0_PID4,
00019     SC_FALSE);
00020 sc_rm_set_resource_movable(ipc, SC_R_M4_0_MU_0A0, SC_R_M4_0_MU_0A3,
00021     SC_FALSE);
```

Move some resources in other subsystems. The new partition will require access to the IRQ Steer module which routes interrupts to this M4's NVIC. In this example, it also needs access to one of the M4_1 MUs.

```
00022 /* Move some resource not in the M4_0 subsystem */
00024 sc_rm_set_resource_movable(ipc, SC_R_IRQSTR_M4_0, SC_R_IRQSTR_M4_0,
```

Now assign (i.e. move) everything marked as movable. At this point, all these resources are in the new partition and HW will enforce isolation.

```
00025 /* Move everything flagged as movable */
00030 sc_rm_move_all(ipc, ipc, pt_m4_0, SC_TRUE, SC_TRUE);
```

Allow others to access some of the new partitions resources. In this case, the SEMA42 IP works by allowing multiple CPUs to access and acquire the semaphore.

```
00031 /* Allow all to access the SEMA42 */
00033 sc_rm_set_peripheral_permissions(pt_m4_0, SC_R_M4_0_SEMA42,
00034     SC_RM_PT_ALL, SC_RM_PERM_FULL);
```

Now assign the M4_0 TCM to the M4 partition. Note the M4 can always access its TCM. This action prevents the parent (current owner of the M4 TCM) from accessing. This should only be done after code for the M4 has been loaded into the TCM. Code loading will require the M4 subsystem already be powered on.

```
00035 /* Move M4_0 TCM */
00037 sc_rm_find_memreg(ipc, &mr_m4_0, 0x034FE0000, 0x034FE0000);
00038 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
```

Next is to carve out some DDR for the M4. In this case, the memory is in the middle of the DDR so the DDR has to be split into three regions. First is to split off the end portion and keep this with the parent. Next is then to split off the end of the remaining part and assign this to the M4.

```
00039 /* Split DDR space, assign 0x88000000-0x8FFFFFFF to CM4 */
00041 sc_rm_find_memreg(ipc, &mr_ddr1, 0x080000000, 0x080000000);
00042 sc_rm_memreg_split(ipc, mr_ddr1, &mr_ddr2, 0x090000000, 0x0FFFFFFF);
00043
00044 /* Reserve DDR for M4_0 */
00045 sc_rm_memreg_split(ipc, mr_ddr1, &mr_m4_0, 0x088000000, 0x08FFFFFFF);
00046 sc_rm_assign_memreg(ipc, pt_m4_0, mr_m4_0);
```

Optionally, call `sc_rm_dump()` to dump the state of the RM to the SCFW debug UART.

```
00047 //sc_rm_dump(ipc);
```

At this point, the M4 can be powered on (if not already) and the M4 can be started using [sc_pm_boot\(\)](#). *Do NOT start the CPU using [sc_pm_cpu_start\(\)](#) as that function is for starting a secondary CPU in the calling core's partition.* In this case, the core is in another partition that needs to be booted.

Refer to the SoC-specific RESOURCES for a list of resources.

12.31.2 Typedef Documentation

12.31.2.1 sc_rm_perm_t

```
typedef uint8_t sc_rm_perm_t
```

This type is used to declare a resource/memory region access permission.

Refer to the XRDC2 Block Guide for more information.

12.31.3 Function Documentation

12.31.3.1 sc_rm_partition_alloc()

```
sc_err_t sc_rm_partition_alloc (
    sc_ipc_t ipc,
    sc_rm_pt_t * pt,
    sc_bool_t secure,
    sc_bool_t isolated,
    sc_bool_t restricted,
    sc_bool_t grant,
    sc_bool_t coherent )
```

This function requests that the SC create a new resource partition.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	return handle for partition; used for subsequent function calls associated with this partition
in	<i>secure</i>	boolean indicating if this partition should be secure; only valid if caller is secure
in	<i>isolated</i>	boolean indicating if this partition should be HW isolated via XRDC; set SC_TRUE if new DID is desired
in	<i>restricted</i>	boolean indicating if this partition should be restricted; set SC_TRUE if masters in this partition cannot create new partitions
in	<i>grant</i>	boolean indicating if this partition should always grant access and control to the parent
in	<i>coherent</i>	boolean indicating if this partition is coherent; set SC_TRUE if only this partition will contain both AP clusters and they will be coherent via the CCI

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_ERR_PARM if caller's partition is not secure but a new secure partition is requested,
- SC_ERR_LOCKED if caller's partition is locked,
- SC_ERR_UNAVAILABLE if partition table is full (no more allocation space)

Marking as non-secure prevents subsequent functions from configuring masters in this partition to assert the secure signal. Basically, if TrustZone SW is used, the Cortex-A cores and peripherals the TZ SW will use should be in a secure partition. Almost all other partitions (for a non-secure OS or M4 cores) should be in non-secure partitions.

Isolated should be true for almost all partitions. The exception is the non-secure partition for a Cortex-A core used to run a non-secure OS. This isn't isolated by domain but is instead isolated by the TZ security hardware.

If restricted then the new partition is limited in what functions it can call, especially those associated with managing partitions.

The grant option is usually used to isolate a bus master's traffic to specific memory without isolating the peripheral interface of the master or the API controls of that master. This is only used when creating a sub-partition with no CPU. It's useful to separate out a master and the memory it uses.

12.31.3.2 sc_rm_set_confidential()

```
sc_err_t sc_rm_set_confidential (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_bool_t retro )
```

This function makes a partition confidential.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition that is granting
in	<i>retro</i>	retroactive

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if *pt* out of range,

- SC_ERR_NOACCESS if caller's not allowed to change *pt*
- SC_ERR_LOCKED if partition *pt* is locked

Call to make a partition confidential. Confidential means only this partition should be able to grant access permissions to this partition.

If retroactive, then all resources owned by other partitions will have access rights for this partition removed, even if locked.

12.31.3.3 sc_rm_partition_free()

```
sc_err_t sc_rm_partition_free (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function frees a partition and assigns all resources to the caller.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to free

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_PARM if *pt* out of range or invalid,
- SC_ERR_NOACCESS if *pt* is the SC partition,
- SC_ERR_NOACCESS if caller's partition is not the parent of *pt*,
- SC_ERR_LOCKED if *pt* or caller's partition is locked

All resources, memory regions, and pads are assigned to the caller/parent. The partition watchdog is disabled (even if locked). DID is freed.

12.31.3.4 sc_rm_get_did()

```
sc_rm_did_t sc_rm_get_did (
    sc_ipc_t ipc )
```

This function returns the DID of a partition.

Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

Returns

Returns the domain ID (DID) of the caller's partition.

The DID is a SoC-specific internal ID used by the HW resource protection mechanism. It is only required by clients when using the SEMA42 module as the DID is sometimes connected to the master ID.

12.31.3.5 sc_rm_partition_static()

```
sc_err_t sc_rm_partition_static (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rm_did_t did )
```

This function forces a partition to use a specific static DID.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to assign <i>did</i>
in	<i>did</i>	static DID to assign

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_PARM if *pt* or *did* out of range,
- SC_ERR_NOACCESS if caller's partition is not the parent of *pt*,
- SC_ERR_LOCKED if *pt* is locked

Assumes no assigned resources or memory regions yet! The number of static DID is fixed by the SC at boot.

12.31.3.6 sc_rm_partition_lock()

```
sc_err_t sc_rm_partition_lock (
    sc_ipc_t ipc,
    sc_rm_pt_t pt )
```

This function locks a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to lock

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if *pt* out of range,
- SC_ERR_NOACCESS if caller's partition is not the parent of *pt*

If a partition is locked it cannot be freed, have resources/pads assigned to/from it, memory regions created/assigned, DID changed, or parent changed.

12.31.3.7 sc_rm_get_partition()

```
sc_err_t sc_rm_get_partition (
    sc_ipc_t ipc,
    sc_rm_pt_t * pt )
```

This function gets the partition handle of the caller.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>pt</i>	return handle for caller's partition

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.8 sc_rm_set_parent()

```
sc_err_t sc_rm_set_parent (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rm_pt_t pt_parent )
```

This function sets a new parent for a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition for which parent is to be changed
in	<i>pt_parent</i>	handle of partition to set as parent

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the parent of *pt*,
- SC_ERR_LOCKED if either partition is locked

12.31.3.9 sc_rm_move_all()

```
sc_err_t sc_rm_move_all (
    sc_ipc_t ipc,
    sc_rm_pt_t pt_src,
    sc_rm_pt_t pt_dst,
    sc_bool_t move_rsrc,
    sc_bool_t move_pads )
```

This function moves all movable resources/pads owned by a source partition to a destination partition.

It can be used to more quickly set up a new partition if a majority of the caller's resources are to be moved to a new partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt_src</i>	handle of partition from which resources should be moved from
in	<i>pt_dst</i>	handle of partition to which resources should be moved to
in	<i>move_rsrc</i>	boolean to indicate if resources should be moved
in	<i>move_pads</i>	boolean to indicate if pads should be moved

Returns

Returns an error code (SC_ERR_NONE = success).

By default, all resources are movable. This can be changed using the [sc_rm_set_resource_movable\(\)](#) function. Note all masters defaulted to SMMU bypass.

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not *pt_src* or the parent of *pt_src*,
- SC_ERR_LOCKED if either partition is locked

12.31.3.10 sc_rm_assign_resource()

```
sc_err_t sc_rm_assign_resource (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rsrc_t resource )
```

This function assigns ownership of a resource to a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which resource should be assigned
in	<i>resource</i>	resource to assign

This function assigned a resource to a partition. This partition is then the owner. All resources always have an owner (one owner). The owner has various rights to make API calls affecting the resource. Ownership does not imply access to the peripheral itself (that is based on access rights).

Returns

Returns an error code (SC_ERR_NONE = success).

This action resets the resource's master and peripheral attributes. Privilege attribute will be PASSTHRU, security attribute will be ASSERT if the partition is secure and NEGATE if it is not, and masters will default to SMMU bypass. Access permissions will reset to SEC_RW for the owning partition only for secure partitions, FULL for non-secure. Default is no access by other partitions.

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_LOCKED if the owning partition or *pt* is locked

12.31.3.11 `sc_rm_set_resource_movable()`

```
sc_err_t sc_rm_set_resource_movable (
    sc_ipc_t ipc,
    sc_rsrc_t resource_fst,
    sc_rsrc_t resource_lst,
    sc_bool_t movable )
```

This function flags resources as movable or not.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource_fst</i>	first resource for which flag should be set
in	<i>resource_lst</i>	last resource for which flag should be set
in	<i>movable</i>	movable flag (SC_TRUE is movable)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if resources are out of range,
- SC_ERR_NOACCESS if caller's partition is not a parent of a resource owner,
- SC_ERR_LOCKED if the owning partition is locked

This function is used to determine the set of resources that will be moved using the `sc_rm_move_all()` function. All resources are movable by default so this function is normally used to prevent a set of resources from moving.

12.31.3.12 `sc_rm_set_subsys_rsrc_movable()`

```
sc_err_t sc_rm_set_subsys_rsrc_movable (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_bool_t movable )
```

This function flags all of a subsystem's resources as movable or not.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to use to identify subsystem
in	<i>movable</i>	movable flag (SC_TRUE is movable)

A subsystem is a physical grouping within the chip of related resources; this is SoC specific. This function is used to optimize moving resource for these groupings, for instance, an M4 core and its associated resources. The list of subsystems and associated resources can be found in the SoC-specific API document Resources chapter.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if a function argument is out of range

Note *resource* is used to find the associated subsystem. Only resources owned by the caller are set.

12.31.3.13 sc_rm_set_master_attributes()

```
sc_err_t sc_rm_set_master_attributes (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_spa_t sa,
    sc_rm_spa_t pa,
    sc_bool_t smmu_bypass )
```

This function sets attributes for a resource which is a bus master (i.e. capable of DMA).

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	master resource for which attributes should apply
in	<i>sa</i>	security attribute
in	<i>pa</i>	privilege attribute
in	<i>smmu_bypass</i>	SMMU bypass mode

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not a parent of the resource owner,
- SC_ERR_LOCKED if the owning partition is locked

Masters are IP blocks that generate bus transactions. This function configures how the isolation HW will define these bus transactions from the specified master. Note the security attribute will only be changed if the caller's partition is secure.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

12.31.3.14 sc_rm_set_master_sid()

```
sc_err_t sc_rm_set_master_sid (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_sid_t sid )
```

This function sets the StreamID for a resource which is a bus master (i.e.

capable of DMA).

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	master resource for which attributes should apply
in	<i>sid</i>	StreamID

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_LOCKED if the owning partition is locked

This function configures the SID attribute associated with all bus transactions from this master. Note 0 is not a valid SID as it is reserved to indicate bypass.

12.31.3.15 `sc_rm_set_peripheral_permissions()`

```
sc_err_t sc_rm_set_peripheral_permissions (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )
```

This function sets access permissions for a peripheral resource.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	peripheral resource for which permissions should apply
in	<i>pt</i>	handle of partition <i>perm</i> should be applied for
in	<i>perm</i>	permissions to apply to <i>resource</i> for <i>pt</i>

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the resource owner or parent of the owner,
- SC_ERR_LOCKED if the owning partition is locked
- SC_ERR_LOCKED if the *pt* is confidential and the caller isn't *pt*

Peripherals are IP blocks that have a programming model that can be accessed.

This function configures how the isolation HW will restrict access to a peripheral based on the attributes of a transaction from bus master. It also allows the access permissions of SC_R_SYSTEM to be set.

Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

12.31.3.16 `sc_rm_is_resource_owned()`

```
sc_bool_t sc_rm_is_resource_owned (
    sc_ipc_t ipc,
    sc_rsrc_t resource )
```

This function gets ownership status of a resource.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

Returns

Returns a boolean (SC_TRUE if caller's partition owns the resource).

If *resource* is out of range then SC_FALSE is returned.

12.31.3.17 sc_rm_get_resource_owner()

```
sc_err_t sc_rm_get_resource_owner (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_pt_t * pt )
```

This function is used to get the owner of a resource.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check
out	<i>pt</i>	pointer to return owning partition

Returns

Returns a boolean (SC_TRUE if the resource is a bus master).

Return errors:

- SC_PARM if arguments out of range or invalid

If *resource* is out of range then SC_ERR_PARM is returned.

12.31.3.18 sc_rm_is_resource_master()

```
sc_bool_t sc_rm_is_resource_master (
    sc_ipc_t ipc,
    sc_rsrc_t resource )
```

This function is used to test if a resource is a bus master.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

Masters are IP blocks that generate bus transactions. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions).

Returns

Returns a boolean (SC_TRUE if the resource is a bus master).

If *resource* is out of range then SC_FALSE is returned.

12.31.3.19 sc_rm_is_resource_peripheral()

```
sc_bool_t sc_rm_is_resource_peripheral (
    sc_ipc_t ipc,
    sc_rsrc_t resource )
```

This function is used to test if a resource is a peripheral.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to check

Peripherals are IP blocks that have a programming model that can be accessed. Note an IP block can be both a master and peripheral (have both a programming model and generate bus transactions)

Returns

Returns a boolean (SC_TRUE if the resource is a peripheral).

If *resource* is out of range then SC_FALSE is returned.

12.31.3.20 sc_rm_get_resource_info()

```
sc_err_t sc_rm_get_resource_info (
    sc_ipc_t ipc,
    sc_rsrc_t resource,
    sc_rm_sid_t * sid )
```

This function is used to obtain info about a resource.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>resource</i>	resource to inquire about
out	<i>sid</i>	pointer to return StreamID

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if *resource* is out of range

12.31.3.21 sc_rm_memreg_alloc()

```
sc_err_t sc_rm_memreg_alloc (
    sc_ipc_t ipc,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

This function requests that the SC create a new memory region.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>mr</i>	return handle for region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if the new memory region is misaligned,
- SC_ERR_LOCKED if caller's partition is locked,
- SC_ERR_PARM if the new memory region spans multiple existing regions,
- SC_ERR_NOACCESS if caller's partition does not own the memory containing the new region,
- SC_ERR_UNAVAILABLE if memory region table is full (no more allocation space)

The area covered by the memory region must currently be owned by the caller. By default, the new region will have access permission set to allow the caller to access.

12.31.3.22 sc_rm_memreg_split()

```
sc_err_t sc_rm_memreg_split (
    sc_ipc_t ipc,
    sc_rm_mr_t mr,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

This function requests that the SC split a memory region.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to split
out	<i>mr_ret</i>	return handle for new region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if the new memory region is not start/end part of mr,
- SC_ERR_LOCKED if caller's partition is locked,
- SC_ERR_PARM if the new memory region spans multiple existing regions,
- SC_ERR_NOACCESS if caller's partition does not own the memory containing the new region,
- SC_ERR_UNAVAILABLE if memory region table is full (no more allocation space)

Note the new region must start or end on the split region.

12.31.3.23 sc_rm_memreg_frag()

```
sc_err_t sc_rm_memreg_frag (
    sc_ipc_t ipc,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

This function requests that the SC fragment a memory region.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>mr_ret</i>	return handle for new region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region (physical)
in	<i>addr_end</i>	end address of region (physical)

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_LOCKED if caller's partition is locked,
- SC_ERR_PARM if the new memory region spans multiple existing regions,
- SC_ERR_NOACCESS if caller's partition does not own the memory containing the new region,
- SC_ERR_UNAVAILABLE if memory region table is full (no more allocation space)

This function finds the memory region containing the address range. It then splits it as required and returns the extracted region.

12.31.3.24 sc_rm_memreg_free()

```
sc_err_t sc_rm_memreg_free (
    sc_ipc_t ipc,
    sc_rm_mr_t mr )
```

This function frees a memory region.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to free

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if *mr* out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not a parent of *mr*,
- SC_ERR_LOCKED if the owning partition of *mr* is locked

12.31.3.25 sc_rm_find_memreg()

```
sc_err_t sc_rm_find_memreg (
    sc_ipc_t ipc,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to find a memory region.

See also

[sc_rm_find_memreg\(\)](#).

This function finds a memory region.

Parameters

in	<i>ipc</i>	IPC handle
out	<i>mr</i>	return handle for region; used for subsequent function calls associated with this region
in	<i>addr_start</i>	start address of region to search for
in	<i>addr_end</i>	end address of region to search for

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOTFOUND if region not found,

Searches only for regions owned by the caller. Finds first region containing the range specified.

12.31.3.26 sc_rm_assign_memreg()

```
sc_err_t sc_rm_assign_memreg (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_rm_mr_t mr )
```

This function assigns ownership of a memory region.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which memory region should be assigned
in	<i>mr</i>	handle of memory region to assign

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,

- SC_ERR_NOACCESS if caller's partition is not the *mr* owner or parent of the owner,
- SC_ERR_LOCKED if the owning partition or *pt* is locked

12.31.3.27 sc_rm_set_memreg_permissions()

```
sc_err_t sc_rm_set_memreg_permissions (
    sc_ipc_t ipc,
    sc_rm_mr_t mr,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )
```

This function sets access permissions for a memory region.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region for which permissions should apply
in	<i>pt</i>	handle of partition <i>perm</i> should be applied for
in	<i>perm</i>	permissions to apply to <i>mr</i> for <i>pt</i>

This function assigned a memory region to a partition. This partition is then the owner. All regions always have an owner (one owner). The owner has various rights to make API calls affecting the region. Ownership does not imply access to the memory itself (that is based on access rights).

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the region owner or parent of the owner,
- SC_ERR_LOCKED if the owning partition is locked
- SC_ERR_LOCKED if the *pt* is confidential and the caller isn't *pt*

This function configures how the HW isolation will restrict access to a memory region based on the attributes of a transaction from bus master.

12.31.3.28 sc_rm_is_memreg_owned()

```
sc_bool_t sc_rm_is_memreg_owned (
    sc_ipc_t ipc,
    sc_rm_mr_t mr )
```

This function gets ownership status of a memory region.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to check

Returns

Returns a boolean (SC_TRUE if caller's partition owns the memory region).

If *mr* is out of range then SC_FALSE is returned.

12.31.3.29 sc_rm_get_memreg_info()

```
sc_err_t sc_rm_get_memreg_info (
    sc_ipc_t ipc,
    sc_rm_mr_t mr,
    sc_faddr_t * addr_start,
    sc_faddr_t * addr_end )
```

This function is used to obtain info about a memory region.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>mr</i>	handle of memory region to inquire about
out	<i>addr_start</i>	pointer to return start address
out	<i>addr_end</i>	pointer to return end address

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if *mr* is out of range

12.31.3.30 sc_rm_assign_pad()

```
sc_err_t sc_rm_assign_pad (
    sc_ipc_t ipc,
    sc_rm_pt_t pt,
    sc_pad_t pad )
```

This function assigns ownership of a pad to a partition.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pt</i>	handle of partition to which pad should be assigned
in	<i>pad</i>	pad to assign

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_NOACCESS if caller's partition is restricted,
- SC_PARM if arguments out of range or invalid,
- SC_ERR_NOACCESS if caller's partition is not the pad owner or parent of the owner,
- SC_ERR_LOCKED if the owning partition or *pt* is locked

12.31.3.31 sc_rm_set_pad_movable()

```
sc_err_t sc_rm_set_pad_movable (
    sc_ipc_t ipc,
    sc_pad_t pad_fst,
    sc_pad_t pad_lst,
    sc_bool_t movable )
```

This function flags pads as movable or not.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad_fst</i>	first pad for which flag should be set
in	<i>pad_lst</i>	last pad for which flag should be set
in	<i>movable</i>	movable flag (SC_TRUE is movable)

This function assigned a pad to a partition. This partition is then the owner. All pads always have an owner (one owner). The owner has various rights to make API calls affecting the pad.

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_PARM if pads are out of range,
- SC_ERR_NOACCESS if caller's partition is not a parent of a pad owner,
- SC_ERR_LOCKED if the owning partition is locked

This function is used to determine the set of pads that will be moved using the [sc_rm_move_all\(\)](#) function. All pads are movable by default so this function is normally used to prevent a set of pads from moving.

12.31.3.32 sc_rm_is_pad_owned()

```
sc_bool_t sc_rm_is_pad_owned (
    sc_ipc_t ipc,
    sc_pad_t pad )
```

This function gets ownership status of a pad.

Parameters

in	<i>ipc</i>	IPC handle
in	<i>pad</i>	pad to check

Returns

Returns a boolean (SC_TRUE if caller's partition owns the pad).

If *pad* is out of range then SC_FALSE is returned.

12.31.3.33 sc_rm_dump()

```
void sc_rm_dump (
    sc_ipc_t ipc )
```

This function dumps the RM state for debug.

Parameters

in	<i>ipc</i>	IPC handle
----	------------	------------

12.31.3.34 rm_init()

```
void rm_init (
    sc_bool_t api_phase )
```

Internal SC function to initialize the RM service.

Parameters

in	<i>api_phase</i>	init phase
----	------------------	------------

Initializes the API if /a *api_phase* = SC_TRUE, otherwise initializes the HW managed by the RM service. API must be initialized before anything else is done with the service.

12.31.3.35 *rm_reserve_static_pt()*

```
sc_err_t rm_reserve_static_pt (  
    sc_rm_pt_t num )
```

Internal SC function to specify the number of static partitions.

Parameters

in	<i>num</i>	number of static partitions
----	------------	-----------------------------

Returns

Returns an error code (SC_ERR_NONE = success).

Static partitions will be skipped when a new partition is allocated. The minimum possible is 0 and the max possible is SC_RM_NUM_PARTITION.

12.31.3.36 *rm_reserve_static_did()*

```
sc_err_t rm_reserve_static_did (  
    sc_rm_did_t num )
```

Internal SC function to specify the number of static domains.

Parameters

in	<i>num</i>	number of static domains
----	------------	--------------------------

Returns

Returns an error code (SC_ERR_NONE = success).

Static domains will be skipped when a new partition is allocated. The minimum possible is 0 and the max possible is SC_RM_NUM_DOMAIN.

12.31.3.37 *rm_partition_alloc()*

```
sc_err_t rm_partition_alloc (  
    sc_rm_pt_t caller_pt,
```

```
sc_rm_pt_t * pt,  
sc_bool_t secure,  
sc_bool_t isolated,  
sc_bool_t restricted,  
sc_bool_t grant,  
sc_bool_t coherent )
```

Internal SC function to request that the SC create a new resource partition.

See also

[sc_rm_partition_alloc\(\)](#).

Examples

[board.c](#).

12.31.3.38 rm_set_confidential()

```
sc_err_t rm_set_confidential (   
    sc_rm_pt_t caller_pt,  
    sc_rm_pt_t pt,  
    sc_bool_t retro )
```

Internal SC function to make a partition confidential.

See also

[sc_rm_set_confidential\(\)](#).

12.31.3.39 rm_partition_free()

```
sc_err_t rm_partition_free (   
    sc_rm_pt_t caller_pt,  
    sc_rm_pt_t pt )
```

Internal SC function to free a partition and assigns all resources to the caller.

See also

[sc_rm_partition_free\(\)](#).

12.31.3.40 rm_get_partition()

```
sc_err_t rm_get_partition (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t * pt )
```

Internal SC function to get the partition handle of the caller.

See also

[sc_rm_get_partition\(\)](#).

12.31.3.41 rm_is_partition_used()

```
sc_bool_t rm_is_partition_used (
    sc_rm_pt_t pt )
```

Internal SC function to determine if a partition is enabled (used) or not.

Parameters

in	pt	partition to check
----	----	--------------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.42 rm_is_secure_partition()

```
sc_bool_t rm_is_secure_partition (
    sc_rm_pt_t caller_pt )
```

Internal SC function to get the security state of partition.

Returns

Returns SC_TRUE if *caller's* partition is secure.

12.31.3.43 rm_is_partition_isolated()

```
sc_bool_t rm_is_partition_isolated (
    sc_rm_pt_t pt )
```

Internal SC function to get the isolation state of partition.

Returns

Returns SC_TRUE if *caller's* partition is isolated.

12.31.3.44 rm_is_sys_access()

```
sc_bool_t rm_is_sys_access (
    sc_rm_pt_t pt )
```

Internal SC function to return if the partition has system access.

Parameters

in	<i>pt</i>	partition to check
----	-----------	--------------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.45 rm_get_partition_parent()

```
sc_rm_pt_t rm_get_partition_parent (
    sc_rm_pt_t pt )
```

Internal SC function to return the parent of a partition.

Parameters

in	<i>pt</i>	partition to check
----	-----------	--------------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.46 rm_get_did()

```
sc_rm_did_t rm_get_did (
    sc_rm_pt_t caller_pt )
```

Internal SC function to get the DID of the caller's partition.

See also

[sc_rm_get_did\(\)](#).

12.31.3.47 rm_partition_static()

```
sc_err_t rm_partition_static (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rm_did_t did )
```

Internal SC function to force a partition to use a specific static DID.

See also

[sc_rm_partition_static\(\)](#).

12.31.3.48 rm_partition_lock()

```
sc_err_t rm_partition_lock (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to lock a partition.

See also

[sc_rm_partition_lock\(\)](#).

12.31.3.49 `rm_set_parent()`

```
sc_err_t rm_set_parent (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rm_pt_t pt_parent )
```

Internal SC function to set a new parent for a partition.

See also

[sc_rm_set_parent\(\)](#).

Examples

[board.c](#).

12.31.3.50 `rm_is_parent()`

```
sc_bool_t rm_is_parent (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt )
```

Internal SC function to check if caller is the parent of a partition.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt</i>	handle of partition to check

Returns SC_TRUE if the caller is the parent of another partition. Used to check access permissions on functions that affect a partition.

12.31.3.51 `rm_check_ancestor()`

```
sc_bool_t rm_check_ancestor (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt_owner )
```

Internal SC function to check if caller is an ancestor of owner.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>pt_owner</i>	handle of owner partition

Returns SC_TRUE if the caller is the owner or is an ancestor of the owner. Used to check access permissions on functions that affect a partition.

12.31.3.52 rm_move_all()

```
sc_err_t rm_move_all (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt_src,
    sc_rm_pt_t pt_dst,
    sc_bool_t move_rsrc,
    sc_bool_t move_pads )
```

Internal SC function to move all resources/pads owned by a source partition to a destination partition.

See also

[sc_rm_move_all\(\)](#).

Examples

[board.c](#).

12.31.3.53 rm_assign_resource()

```
sc_err_t rm_assign_resource (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rsrc_t resource )
```

Internal SC function to assign ownership of a resource to a partition.

See also

[sc_rm_assign_resource\(\)](#).

Examples

[board.c](#).

12.31.3.54 `rm_set_resource_movable()`

```
sc_err_t rm_set_resource_movable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource_fst,
    sc_rsrc_t resource_lst,
    sc_bool_t movable )
```

Internal SC function to flag resource as movable or not.

See also

[`sc\_rm\_set\_resource\_movable\(\)`](#).

Examples

[board.c](#).

12.31.3.55 `rm_set_subsys_rsrc_movable()`

```
sc_err_t rm_set_subsys_rsrc_movable (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_bool_t movable )
```

Internal SC function to flag all of a subsystem's resources as movable or not.

See also

[`sc\_rm\_set\_subsys\_rsrc\_movable\(\)`](#).

Examples

[board.c](#).

12.31.3.56 `rm_set_master_attributes()`

```
sc_err_t rm_set_master_attributes (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_spa_t sa,
    sc_rm_spa_t pa,
    sc_bool_t smmu_bypass )
```

Internal SC function to set attributes for a resource which is a bus master (i.e. capable of DMA).

See also

[`sc\_rm\_set\_master\_attributes\(\)`](#).

12.31.3.57 rm_set_master_sid()

```
sc_err_t rm_set_master_sid (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_sid_t sid )
```

Internal SC function to set the StreamID for a resource which is a bus master (i.e. capable of DMA).

See also

[sc_rm_set_master_sid\(\)](#).

12.31.3.58 rm_update_master()

```
sc_err_t rm_update_master (
    sc_rm_idx_t idx )
```

Internal SC function to update a master resource.

It takes a resource index as an argument.

Parameters

in	idx	unified resource index
----	-----	------------------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.59 rm_set_peripheral_permissions()

```
sc_err_t rm_set_peripheral_permissions (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )
```

Internal SC function to set access permissions for a peripheral resource.

See also

[sc_rm_set_peripheral_permissions\(\)](#).

Examples

[board.c](#).

12.31.3.60 rm_update_peripheral()

```
sc_err_t rm_update_peripheral (
    sc_rm_idx_t idx )
```

Internal SC function to update a peripheral resource.

It takes a resource index as an argument.

Parameters

in	<i>idx</i>	unified resource index
----	------------	------------------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.61 rm_update_resource()

```
sc_err_t rm_update_resource (
    sc_rsrc_t resource )
```

Internal SC function to update a resource in HW.

Parameters

in	<i>resource</i>	resource to update
----	-----------------	--------------------

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.62 `rm_get_ridx_ss_info()`

```
void rm_get_ridx_ss_info (
    sc_rm_idx_t idx,
    sc_sub_t * ss,
    sc_ss_idx_t * ss_idx )
```

Internal SC function to return subsystem specific info about a resource.

It takes a resource index as an argument.

Parameters

in	<i>idx</i>	unified resource index
out	<i>ss</i>	subsystem
out	<i>ss_idx</i>	subsystem relative resource index

12.31.3.63 `rm_check_map_ridx()`

```
sc_bool_t rm_check_map_ridx (
    sc_rsrc_t resource,
    sc_rm_idx_t * idx )
```

Internal SC function to check the validity of a resource and return the unified resource index.

Parameters

in	<i>resource</i>	resource to check
out	<i>idx</i>	unified resource index

Returns

Returns SC_TRUE if *resource* is valid.

The index can be used to index into any resource array of size SC_NUM_RSRCS. It is also used for most private RM functions.

12.31.3.64 `rm_check_map_ridx_v()`

```
void rm_check_map_ridx_v (
    sc_rsrc_t resource,
    sc_rm_idx_t * idx )
```

Internal SC function to check the validity of a resource and return the unified resource index.

Parameters

in	<i>resource</i>	resource to check
out	<i>idx</i>	unified resource index

The index can be used to index into any resource array of size SC_NUM_RSRCs. It is also used for most private RM functions.

12.31.3.65 rm_is_resource_owned()

```
sc_bool_t rm_is_resource_owned (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function to get ownership status of a resource.

See also

[sc_rm_is_resource_owned\(\)](#).

12.31.3.66 rm_is_ridx_owned()

```
sc_bool_t rm_is_ridx_owned (
    sc_rm_pt_t caller_pt,
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is owned by the caller.

It takes a resource index as an argument.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>idx</i>	unified resource index

Returns

Returns SC_TRUE if *idx* is owned.

12.31.3.67 rm_is_resource_avail()

```
sc_bool_t rm_is_resource_avail (
    sc_rsrc_t resource )
```

Internal SC function to check if a resource is available.

It takes a resource as an argument. Resource availability is based in hardware, fuses, and board. Not based on partition ownership.

Parameters

in	<i>resource</i>	resource to check
----	-----------------	-------------------

Returns

Returns SC_TRUE if *resource* is available.

Examples

[board.c](#).

12.31.3.68 rm_is_ridx_avail()

```
sc_bool_t rm_is_ridx_avail (
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is available.

It takes a resource index as an argument. Resource availability is based in hardware, fuses, and board. Not based on partition ownership.

Parameters

in	<i>idx</i>	unified resource index
----	------------	------------------------

Returns

Returns SC_TRUE if *idx* is available.

12.31.3.69 rm_is_resource_access_allowed()

```
sc_bool_t rm_is_resource_access_allowed (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function to get access rights of a resource.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>resource</i>	resource to check

Returns

Returns SC_TRUE if *resource* is accessible.

12.31.3.70 rm_is_ridx_access_allowed()

```
sc_bool_t rm_is_ridx_access_allowed (
    sc_rm_pt_t caller_pt,
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is controllable by the caller.

It takes a resource index as an argument.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>idx</i>	unified resource index

Returns

Returns SC_TRUE if *idx* access is allowed.

12.31.3.71 rm_get_resource_owner()

```
sc_err_t rm_get_resource_owner (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_pt_t * pt )
```

Internal SC function to return the owner partition for a resource.

See also

[sc_rm_get_resource_owner\(\)](#).

12.31.3.72 `rm_get_ridx_owner()`

```
void rm_get_ridx_owner (
    sc_rm_idx_t idx,
    sc_rm_pt_t * pt )
```

Internal SC function to return the owning partition for a resource.

It takes a resource index as an argument.

Parameters

in	<i>idx</i>	unified resource index
out	<i>pt</i>	return handle for partition

12.31.3.73 `rm_is_resource_master()`

```
sc_bool_t rm_is_resource_master (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function used to test if a resource is a bus master.

See also

[`sc\_rm\_is\_resource\_master\(\)`](#).

12.31.3.74 `rm_is_ridx_master()`

```
sc_bool_t rm_is_ridx_master (
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is a master.

It takes a resource index as an argument.

Parameters

in	<i>idx</i>	unified resource index
----	------------	------------------------

Returns

Returns SC_TRUE if *idx* is a master.

12.31.3.75 `rm_is_resource_peripheral()`

```
sc_bool_t rm_is_resource_peripheral (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource )
```

Internal SC function used to test if a resource is a peripheral.

See also

[sc_rm_is_resource_peripheral\(\)](#).

12.31.3.76 `rm_is_ridx_peripheral()`

```
sc_bool_t rm_is_ridx_peripheral (
    sc_rm_idx_t idx )
```

Internal SC function to check if a resource is a peripheral.

It takes a resource index as an argument.

Parameters

in	<i>idx</i>	unified resource index
----	------------	------------------------

Returns

Returns SC_TRUE if *idx* is a peripheral.

12.31.3.77 `rm_get_resource_info()`

```
sc_err_t rm_get_resource_info (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t resource,
    sc_rm_sid_t * sid )
```

Internal SC function used to obtain info about a resource.

See also

[sc_rm_get_resource_info\(\)](#).

12.31.3.78 rm_ridx_block()

```
void rm_ridx_block (
    sc_rm_idx_t idx,
    sc_bool_t block )
```

Internal SC function to control if a access to a resource should be blocked via HW.

Parameters

in	<i>idx</i>	unified resource index
in	<i>block</i>	block state (SC_TRUE to block)

12.31.3.79 rm_memreg_alloc()

```
sc_err_t rm_memreg_alloc (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to request that the SC create a new memory region.

See also

[sc_rm_memreg_alloc\(\)](#).

12.31.3.80 rm_memreg_split()

```
sc_err_t rm_memreg_split (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to split a memory region.

See also

[sc_rm_memreg_split\(\)](#).

12.31.3.81 `rm_memreg_frag()`

```
sc_err_t rm_memreg_frag (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t * mr_ret,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to fragment a memory region.

See also

[sc_rm_memreg_frag\(\)](#).

Examples

[board.c](#).

12.31.3.82 `rm_memreg_free()`

```
sc_err_t rm_memreg_free (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr )
```

Internal SC function to free a memory region.

See also

[sc_rm_memreg_free\(\)](#).

12.31.3.83 `rm_find_memreg()`

```
sc_err_t rm_find_memreg (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t * mr,
    sc_faddr_t addr_start,
    sc_faddr_t addr_end )
```

Internal SC function to find a memory region.

See also

[sc_rm_find_memreg\(\)](#).

Examples

[board.c](#).

12.31.3.84 `rm_assign_memreg()`

```
sc_err_t rm_assign_memreg (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_rm_mr_t mr )
```

Internal SC function to assign ownership of a memory region.

See also

[`sc\_rm\_assign\_memreg\(\)`](#).

Examples

[board.c](#).

12.31.3.85 `rm_set_memreg_permissions()`

```
sc_err_t rm_set_memreg_permissions (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr,
    sc_rm_pt_t pt,
    sc_rm_perm_t perm )
```

Internal SC function to set access permissions for a memory region.

See also

[`sc\_rm\_set\_memreg\_permissions\(\)`](#).

Examples

[board.c](#).

12.31.3.86 `rm_set_memreg_iee()`

```
sc_err_t rm_set_memreg_iee (
    sc_rm_mr_t mr,
    sc_rm_det_t det,
    sc_rm_rmsg_t rmsg )
```

Internal SC function to set the IEE values for a memory region.

Parameters

in	<i>mr</i>	handle of memory region to configure
in	<i>det</i>	IEE flag to detour transaction to the IEE
in	<i>rmsg</i>	configuration data for IEE operation

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.87 rm_is_memreg_owned()

```
sc_bool_t rm_is_memreg_owned (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr )
```

Internal SC function to get ownership status of a memory region.

See also

[sc_rm_is_memreg_owned\(\)](#).

12.31.3.88 rm_get_memreg_info()

```
sc_err_t rm_get_memreg_info (
    sc_rm_pt_t caller_pt,
    sc_rm_mr_t mr,
    sc_faddr_t * addr_start,
    sc_faddr_t * addr_end )
```

Internal SC function used to obtain info about a memory region.

See also

[sc_rm_get_memreg_info\(\)](#).

12.31.3.89 rm_assign_pad()

```
sc_err_t rm_assign_pad (
    sc_rm_pt_t caller_pt,
    sc_rm_pt_t pt,
    sc_pad_t pad )
```

Internal SC function to assign ownership of a pad to a partition.

See also

[sc_rm_assign_pad\(\)](#).

12.31.3.90 rm_set_pad_movable()

```
sc_err_t rm_set_pad_movable (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad_first,
    sc_pad_t pad_last,
    sc_bool_t movable )
```

Internal SC function to flag pad as movable or not.

See also

[sc_rm_set_pad_movable\(\)](#).

Examples

[board.c](#).

12.31.3.91 rm_is_pad_owned()

```
sc_bool_t rm_is_pad_owned (
    sc_rm_pt_t caller_pt,
    sc_pad_t pad )
```

Internal SC function to get ownership status of a pad.

See also

[sc_rm_is_pad_owned\(\)](#).

12.31.3.92 rm_get_pad_owner()

```
sc_err_t rm_get_pad_owner (
    sc_pad_t pad,
    sc_rm_pt_t * pt )
```

Internal SC function to get the owner of a pad.

Parameters

in	<i>pad</i>	pad to get
out	<i>pt</i>	pointer to return partition

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.93 rm_init_subsys()

```
sc_err_t rm_init_subsys (
    sc_sub_t ss,
    sc_bool_t block_enb )
```

Internal SC function to reload a subsystem's XRDC info after a power on.

Parameters

in	<i>ss</i>	subsystem
in	<i>block_enb</i>	flag to skip SCU, skip mem

Returns

Returns an error code (SC_ERR_NONE = success).

12.31.3.94 rm_dump()

```
void rm_dump (
    sc_rm_pt_t caller_pt )
```

Internal SC function to dump RM state for debug .

See also

[sc_rm_set_pad_movable\(\)](#).

Examples

[board.c](#).

12.32 (BRD) Board Interface

Module for the Board interface.

Macros

- `#define BOARD_PARM_RTN_NOT_USED 0U`
- `#define BOARD_PARM_RTN_USED 1U`
- `#define BOARD_PARM_RTN_EXTERNAL 2U`
- `#define BOARD_PARM_RTN_INTERNAL 3U`
- `#define BOARD_PARM_KS1_RETENTION_DISABLE 0U`
Disable retention during KS1.
- `#define BOARD_PARM_KS1_RETENTION_ENABLE 1U`
Enable retention during KS1.
- `#define BOARD_PARM_KS1_ONOFF_WAKE_DISABLE 0U`
Disable ONOFF wakeup during KS1.
- `#define BOARD_PARM_KS1_ONOFF_WAKE_ENABLE 1U`
Enable ONOFF wakeup during KS1.

Typedefs

- `typedef uint32_t board_parm_rtn_t`
Board config parameter returns.

Enumerations

- `enum board_parm_t {`
`BOARD_PARM_PCIE_PLL = 0, BOARD_PARM_KS1_RESUME_USEC = 1, BOARD_PARM_KS1_RETENTION`
`= 2, BOARD_PARM_KS1_ONOFF_WAKE = 3,`
`BOARD_PARM_REBOOT_TIME = 4, BOARD_PARM_DC0_PLL0_SSC = 5, BOARD_PARM_DC0_PLL1_SSC`
`= 6, BOARD_PARM_DC1_PLL0_SSC = 7,`
`BOARD_PARM_DC1_PLL1_SSC = 8 }`
Board config parameter types.
- `enum sc_bfault_t {`
`BOARD_BFAULT_COMMON = 0, BOARD_BFAULT_CPU = 1, BOARD_BFAULT_EXIT = 2, BOARD_BFAULT_DDR_RET`
`= 3,`
`BOARD_BFAULT_REBOOT = 4, BOARD_BFAULT_BAD_CONTAINER = 5 }`
Board fault types.
- `enum board_reboot_to_t { BOARD_REBOOT_TO_NONE = 0, BOARD_REBOOT_TO_FORCE = 1,`
`BOARD_REBOOT_TO_FAULT = 2 }`
Board reboot timeout actions.
- `enum board_cpu_rst_ev_t { BOARD_CPU_RESET_SELF = 0, BOARD_CPU_RESET_WDOG = 1, BOARD_↔`
`CPU_RESET_LOCKUP = 2, BOARD_CPU_RESET_MEM_ERR = 3 }`
Board reset event types for CPUs.
- `enum board_ddr_action_t {`
`BOARD_DDR_COLD_INIT = 0, BOARD_DDR_PERIODIC = 1, BOARD_DDR_SR_DRC_ON_ENTER = 2,`
`BOARD_DDR_SR_DRC_ON_EXIT = 3,`
`BOARD_DDR_SR_DRC_OFF_ENTER = 4, BOARD_DDR_SR_DRC_OFF_EXIT = 5, BOARD_DDR_PERIODIC_HALT`
`= 6, BOARD_DDR_PERIODIC_RESTART = 7,`
`BOARD_DDR_DERATE_PERIODIC = 8 }`
DDR actions (power state transitions, etc.)

Variables

- const sc_rm_idx_t [board_num_rsrc](#)
External variable for accessing the number of board resources.
- const sc_rsrc_map_t [board_rsrc_map](#) [BRD_NUM_RSRC_BRD]
External variable for accessing the board resource map.
- const uint32_t [board_ddr_period_ms](#)
External variable for specing DDR periodic training.
- const uint32_t [board_ddr_derate_period_ms](#)
External variable for DDR periodic derate.

Macros for DCD processing

- #define **DATA4**(A, V) *((volatile uint32_t*)(A)) = U32(V)
- #define **SET_BIT4**(A, V) *((volatile uint32_t*)(A)) |= U32(V)
- #define **CLR_BIT4**(A, V) *((volatile uint32_t*)(A)) &= ~(U32(V))
- #define **CHECK_BITS_SET4**(A, M)
- #define **CHECK_BITS_CLR4**(A, M)
- #define **CHECK_ANY_BIT_SET4**(A, M)
- #define **CHECK_ANY_BIT_CLR4**(A, M)

Macro for debug of board calls

- #define **BRD_ERR**(X)

Initialization Functions

- void [board_init](#) (boot_phase_t phase)
This function initializes the board.
- LPUART_Type * [board_get_debug_uart](#) (uint8_t *inst, uint32_t *baud)
This function returns the debug UART info.
- void [board_config_debug_uart](#) (sc_bool_t early_phase)
This function initializes the debug UART.
- void [board_disable_debug_uart](#) (void)
This function powers off the debug UART.
- void [board_config_sc](#) (sc_rm_pt_t pt_sc)
This function configures SCU resources.
- [board_parm_rtn_t](#) [board_parameter](#) ([board_parm_t](#) parm)
This function returns board configuration info.
- sc_bool_t [board_rsrc_avail](#) (sc_rsrc_t rsrc)
This function returns resource availability info.
- sc_err_t [board_init_ddr](#) (sc_bool_t early, sc_bool_t ddr_initialized)
This function initializes DDR.
- sc_err_t [board_ddr_config](#) (bool rom_caller, [board_ddr_action_t](#) action)
This function configures the DDR.
- sc_err_t [board_system_config](#) (sc_bool_t early, sc_rm_pt_t pt_boot)
This function allows the board file to do SCFW configuration.
- sc_bool_t [board_early_cpu](#) (sc_rsrc_t cpu)
This function returns SC_TRUE for early CPUs.

Power Functions

- void `board_set_power_mode` (`sc_sub_t` ss, `uint8_t` pd, `sc_pm_power_mode_t` from_mode, `sc_pm_power_mode_t` to_mode)
This function transitions the power state for an external board- level supply which goes to the i.MX8.
- `sc_err_t` `board_set_voltage` (`sc_sub_t` ss, `uint32_t` new_volt, `uint32_t` old_volt)
This function sets the voltage for a PMIC controlled SS.
- `sc_err_t` `board_trans_resource_power` (`sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc_idx, `sc_pm_power_mode_t` from_mode, `sc_pm_power_mode_t` to_mode)
This function transitions the power state for an external board- level supply which goes to a board component.
- void `board_rsrc_reset` (`sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc_idx)
This function resets a board resource.

Misc Functions

- `sc_err_t` `board_power` (`sc_pm_power_mode_t` mode)
This function is used to set the board power.
- `sc_err_t` `board_reset` (`sc_pm_reset_type_t` type, `sc_pm_reset_reason_t` reason, `sc_rm_pt_t` pt)
This function is used to reset the system.
- void `board_cpu_reset` (`sc_rsrc_t` resource, `board_cpu_rst_ev_t` reset_event, `sc_rm_pt_t` pt)
This function is called when a CPU encounters a reset event.
- void `board_reboot_part` (`sc_rm_pt_t` pt, `sc_pm_reset_type_t` *type, `sc_pm_reset_reason_t` *reason, `sc_pm_power_mode_t` *mode, `uint32_t` *mask)
This function is called when a partition reboot is requested.
- void `board_reboot_part_cont` (`sc_rm_pt_t` pt, `sc_rsrc_t` *boot_cpu, `sc_rsrc_t` *boot_mu, `sc_rsrc_t` *boot_dev, `sc_faddr_t` *boot_addr)
This function is called when a partition reboot is has powered off the partition but has not yet powered it back on.
- `board_reboot_to_t` `board_reboot_timeout` (`sc_rm_pt_t` pt)
This function is called when a partition reboot times out.
- void `board_panic` (`sc_dsc_t` dsc)
This function is called when a DSC reports a panic temp alarm.
- void `board_fault` (`sc_bool_t` restarted, `sc_bfault_t` reason, `sc_rm_pt_t` pt)
This function is called when a fault is detected or the SCFW returns from main().
- void `board_security_violation` (void)
This function is called when a security violation is reported by the SECO or SNVS.
- `sc_bool_t` `board_get_button_status` (void)
This function is used to return the current status of the ON/OFF button.
- `sc_err_t` `board_set_control` (`sc_rsrc_t` resource, `sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc_idx, `uint32_t` ctrl, `uint32_t` val)
This function sets a miscellaneous control value.
- `sc_err_t` `board_get_control` (`sc_rsrc_t` resource, `sc_rm_idx_t` idx, `sc_rm_idx_t` rsrc_idx, `uint32_t` ctrl, `uint32_t` *val)
This function gets a miscellaneous control value.
- void `board_tick` (`uint16_t` msec)
This function is called periodically to tick the board.
- `sc_err_t` `board_ioctl` (`sc_rm_pt_t` caller_pt, `sc_rsrc_t` mu, `uint32_t` *parm1, `uint32_t` *parm2, `uint32_t` *parm3)
This function is called when `sc_misc_board_ioctl()` is called.
- void `PMIC_IRQHandler` (void)
Interrupt handler for the PMIC.
- void `SNVS_Button_IRQHandler` (void)
Interrupt handler for the SNVS button.

12.32.1 Detailed Description

Module for the Board interface.

12.32.2 Macro Definition Documentation

12.32.2.1 CHECK_BITS_SET4

```
#define CHECK_BITS_SET4(  
    A,  
    M )
```

Value:

```
while ( ( * ( (volatile uint32_t*) (A) )  
    & U32 (M) ) != ( (uint32_t) (M) ) ) {} \
```

12.32.2.2 CHECK_BITS_CLR4

```
#define CHECK_BITS_CLR4(  
    A,  
    M )
```

Value:

```
while ( ( * ( (volatile uint32_t*) (A) )  
    & U32 (M) ) != U32 (0U) ) {} \
```

12.32.2.3 CHECK_ANY_BIT_SET4

```
#define CHECK_ANY_BIT_SET4(  
    A,  
    M )
```

Value:

```
while ( ( * ( (volatile uint32_t*) (A) )  
    & U32 (M) ) == U32 (0U) ) {} \
```

12.32.2.4 CHECK_ANY_BIT_CLR4

```
#define CHECK_ANY_BIT_CLR4(  
    A,  
    M )
```

Value:

```
while ( ( * ( (volatile uint32_t*) (A) )  
    & U32 (M) ) == U32 (M) ) {} \
```

12.32.2.5 BRD_ERR

```
#define BRD_ERR(  
    X )
```

Value:

```
if (err == SC_ERR_NONE)
{
    err = (X);
    if (err != SC_ERR_NONE)
    {
        board_print(2, "error @ line %d: %d\n",
            __LINE__, err);
    }
}
```

12.32.3 Enumeration Type Documentation

12.32.3.1 board_parm_t

```
enum board_parm_t
```

Board config parameter types.

Enumerator

BOARD_PARM_PCIE_PLL	PCIe PLL internal or external.
BOARD_PARM_KS1_RESUME_USEC	Supply ramp delay in usec for KS1 exit.
BOARD_PARM_KS1_RETENTION	Controls if retention is applied during KS1.
BOARD_PARM_KS1_ONOFF_WAKE	Controls if ONOFF button can wake from KS1.
BOARD_PARM_REBOOT_TIME	Partition reboot timeout in mS.
BOARD_PARM_DC0_PLL0_SSC	DC0 PLL0 Spread Spectrum enable.
BOARD_PARM_DC0_PLL1_SSC	DC0 PLL1 Spread Spectrum enable.
BOARD_PARM_DC1_PLL0_SSC	DC1 PLL0 Spread Spectrum enable.
BOARD_PARM_DC1_PLL1_SSC	DC1 PLL1 Spread Spectrum enable.

12.32.3.2 sc_bfault_t

```
enum sc_bfault_t
```

Board fault types.

Enumerator

BOARD_BFAULT_COMMON	Common fault handler.
---------------------	-----------------------

Enumerator

BOARD_BFAULT_CPU	Cortex-M ECC or lockup error.
BOARD_BFAULT_EXIT	SCFW exit.
BOARD_BFAULT_DDR_RET	DDR retention request without configuration.
BOARD_BFAULT_REBOOT	Undetermined partition reboot failure.
BOARD_BFAULT_BAD_CONTAINER	Bad boot container, invalid partitions/images.

12.32.3.3 board_reboot_to_t

```
enum board_reboot_to_t
```

Board reboot timeout actions.

Enumerator

BOARD_REBOOT_TO_NONE	Reboot timeout does nothing.
BOARD_REBOOT_TO_FORCE	Reboot timeout forces reboot continue.
BOARD_REBOOT_TO_FAULT	Reboot timeout causes board fault.

12.32.3.4 board_ddr_action_t

```
enum board_ddr_action_t
```

DDR actions (power state transitions, etc.)

Enumerator

BOARD_DDR_COLD_INIT	Init DDR from POR.
BOARD_DDR_PERIODIC	Run periodic training.
BOARD_DDR_SR_DRC_ON_ENTER	Enter self-refresh (leave DRC on)
BOARD_DDR_SR_DRC_ON_EXIT	Exit self-refresh (DRC was on)
BOARD_DDR_SR_DRC_OFF_ENTER	Enter self-refresh (turn off DRC)
BOARD_DDR_SR_DRC_OFF_EXIT	Exit self-refresh (DRC was off)
BOARD_DDR_PERIODIC_HALT	Halt periodic training.
BOARD_DDR_PERIODIC_RESTART	Restart periodic training.
BOARD_DDR_DERATE_PERIODIC	Run periodic derate.

12.32.4 Function Documentation

12.32.4.1 board_init()

```
void board_init (
    boot_phase_t phase )
```

This function initializes the board.

Parameters

in	<i>phase</i>	boot phase
----	--------------	------------

There are six phases to board initialization. The first phase is the API phase (*phase* = BOOT_PHASE_API_INIT) and initializes all of the board interface data structures. The second phase (*phase* = BOOT_PHASE_HW_INIT) is the HW phase and this initializes the board hardware. The third phase (*phase* = BOOT_PHASE_EARLY_INIT) is just before starting early CPU. The fourth phase (*phase* = BOOT_PHASE_LATE_INIT) is just before starting the remaining CPUs. The fifth phase (*phase* = BOOT_PHASE_FINAL_INIT) is the final boot phase and is used to wrap up any needed init. A test phase (*phase* = BOOT_PHASE_TEST_INIT) is called only when an SCFW image is built with unit tests and is called just before any tests are run.

Examples

[board.c](#).

12.32.4.2 board_get_debug_uart()

```
LPUART_Type* board_get_debug_uart (
    uint8_t * inst,
    uint32_t * baud )
```

This function returns the debug UART info.

Parameters

in	<i>inst</i>	UART instance
in	<i>baud</i>	UART baud rate

Returns

Pointer to the debug UART type.

Examples

[board.c](#).

12.32.4.3 board_config_debug_uart()

```
void board_config_debug_uart (
    sc_bool_t early_phase )
```

This function initializes the debug UART.

Parameters

in	<i>early_phase</i>	flag indicating phase
----	--------------------	-----------------------

Examples

[board.c](#).

12.32.4.4 board_disable_debug_uart()

```
void board_disable_debug_uart (
    void )
```

This function powers off the debug UART.

Only called when rebooting a partition. Only needs to power down the UART if it isn't the dedicated SCU UART. [board_get_debug_uart\(\)](#) will be called again after the reboot completes.

Examples

[board.c](#).

12.32.4.5 board_config_sc()

```
void board_config_sc (
    sc_rm_pt_t pt_sc )
```

This function configures SCU resources.

Parameters

in	<i>pt_sc</i>	SCU partition
----	--------------	---------------

By default, the SCFW keeps most of the resources found in the SCU subsystem. It also keeps the SCU/PMIC pads required for the main code to function. Any additional resources or pads required for the board code to run should be kept here. This is done by marking them as not movable.

Examples

[board.c](#).

12.32.4.6 board_parameter()

```
board_parm_rtn_t board_parameter (
    board_parm_t parm )
```

This function returns board configuration info.

Parameters

in	<i>parm</i>	parameter to return
----	-------------	---------------------

This function is used to return board configuration info. Parameters define if various how various SoC connections are made at the board-level. For example, the external PCIe clock input.

See example code (board.c) for parameter/returns options.

Returns

Returns the paramter value.

Examples

[board.c](#).

12.32.4.7 board_rsrc_avail()

```
sc_bool_t board_rsrc_avail (
    sc_rsrc_t rsrc )
```

This function returns resource availability info.

Parameters

in	<i>rsrc</i>	resource to check
----	-------------	-------------------

This function is used to return board configuration info. It reports if resources are functional on this board. For example, which DDR controllers are used.

See example code (board.c) for more details.

Returns

Returns SC_TRUE if available.

Examples

[board.c](#).

12.32.4.8 board_init_ddr()

```
sc_err_t board_init_ddr (
    sc_bool_t early,
    sc_bool_t ddr_initialized )
```

This function initializes DDR.

Parameters

in	<i>early</i>	phase of init
in	<i>ddr_initialized</i>	True if ROM initialized the DDR

This function may be called twice. The early parameter is SC_TRUE when called prior to M4 start and SC_FALSE when called after. This allows the implementation to decide when DDR init needs to be done.

Note the first call will not occur unless SC_BD_FLAGS_EARLY_CPU_START is set in bd_flags of the boot container.

Returns

Returns an error code (SC_ERR_NONE = success).

Examples

[board.c](#).

12.32.4.9 board_ddr_config()

```
sc_err_t board_ddr_config (
    bool rom_caller,
    board_ddr_action_t action )
```

This function configures the DDR.

Because this may be called by the ROM before the SCFW init is run, this code cannot make any calls to any other SCFW APIs unless properly conditioned with rom_caller.

Parameters

in	<i>rom_caller</i>	is ROM the caller?
in	<i>action</i>	perform this action on DDR

Returns

Returns SC_ERR_NONE if successful.

Examples

[board.c](#).

12.32.4.10 board_system_config()

```
sc_err_t board_system_config (
    sc_bool_t early,
    sc_rm_pt_t pt_boot )
```

This function allows the board file to do SCFW configuration.

Parameters

in	<i>early</i>	phase of init
in	<i>pt_boot</i>	boot partition

This function may be called twice. The early parameter is SC_TRUE when called prior to M4 start and SC_FALSE when called after. This allows the implementation to decide when to do configuration processing.

Note the first call will not occur unless SC_BD_FLAGS_EARLY_CPU_START is set in bd_flags of the boot container.

Typical actions here include creating a resource partition for an M4, powering up a board component, or configuring a shared clock.

Returns

Returns an error code (SC_ERR_NONE = success).

Examples

[board.c](#).

12.32.4.11 board_early_cpu()

```
sc_bool_t board_early_cpu (
    sc_rsrc_t cpu )
```

This function returns SC_TRUE for early CPUs.

Parameters

in	<i>cpu</i>	CPU
----	------------	-----

This function should return SC_TRUE if the CPU in question may be started early. This early start is before power on of later CPU subsystems. It would normally return SC_TRUE for CM4 cores that need to run early. Only SC_R_M4_0_PID0 and SC_R_M4_1_PID0 can return SC_TRUE.

Note CPUs will only get started early if SC_BD_FLAGS_EARLY_CPU_START is set in bd_flags of the boot container.

Returns

Returns SC_TRUE if CPU should start early.

Examples

[board.c](#).

12.32.4.12 board_set_power_mode()

```
void board_set_power_mode (
    sc_sub_t ss,
    uint8_t pd,
    sc_pm_power_mode_t from_mode,
    sc_pm_power_mode_t to_mode )
```

This function transitions the power state for an external board- level supply which goes to the i.MX8.

Parameters

in	<i>ss</i>	subsystem using supply
in	<i>pd</i>	power domain
in	<i>from_mode</i>	power mode transitioning from
in	<i>to_mode</i>	power mode transitioning to

This function is used to transition a board power supply that is used by the SoC. It allows mapping of subsystem power domains to board supplies.

Note that the base code will enable/disable isolators after changing the state of internal power domains. External supplies sometimes supply a domain connected via an isolator to a domain passed here. In this case, this function needs to also control the connected domain's supply. For example, when LVDS SS PD (PD1) is powered toggled, the external supply for the LVDS PHY must be toggled here. MIPI and CSI SS PD are similar.

Examples

[board.c](#).

12.32.4.13 board_set_voltage()

```
sc_err_t board_set_voltage (
    sc_sub_t ss,
    uint32_t new_volt,
    uint32_t old_volt )
```

This function sets the voltage for a PMIC controlled SS.

Parameters

in	<i>ss</i>	subsystem
in	<i>new_volt</i>	voltage value to be set
in	<i>wait</i>	if SC_TRUE, wait for the PMIC to change the voltage.

Returns

Returns an error code (SC_ERR_NONE = success).

Examples

[board.c](#).

12.32.4.14 board_trans_resource_power()

```
sc_err_t board_trans_resource_power (
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx,
    sc_pm_power_mode_t from_mode,
    sc_pm_power_mode_t to_mode )
```

This function transitions the power state for an external board- level supply which goes to a board component.

Parameters

in	<i>idx</i>	board-relative resource index
in	<i>rsrc_idx</i>	unified resource index
in	<i>from_mode</i>	power mode transitioning from
in	<i>to_mode</i>	power mode transitioning to

This function is used to transition a board power supply that is used by a board component. It allows mapping of board resources (e.g. SC_R_BOARD_R0) to board supplies.

idx should be used to identify the resource. It is 0-n and is associated with the board resources PMIC_0 through BOARD_R7.

rsrc_idx is only useful for debug output of a resource name.

Returns

Returns an error code (SC_ERR_NONE = success).

Examples

[board.c](#).

12.32.4.15 board_rsrc_reset()

```
void board_rsrc_reset (
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx )
```

This function resets a board resource.

Parameters

in	<i>idx</i>	board-relative resource index
in	<i>rsrc_idx</i>	unified resource index

This function is used to reset a resource. It is only called when a resource is powered off so can be empty unless a resource can't be powered off but can be soft reset.

idx should be used to identify the resource. It is 0-n and is associated with the board resources PMIC_0 through BOARD_R7.

rsrc_idx is only useful for debug output of a resource name.

Examples

[board.c](#).

12.32.4.16 board_power()

```
sc_err_t board_power (
    sc_pm_power_mode_t mode )
```

This function is used to set the board power.

Parameters

in	<i>mode</i>	power mode to apply
----	-------------	---------------------

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid mode

Examples

[board.c](#).

12.32.4.17 board_reset()

```
sc_err_t board_reset (
    sc_pm_reset_type_t type,
    sc_pm_reset_reason_t reason,
    sc_rm_pt_t pt )
```

This function is used to reset the system.

Parameters

in	<i>type</i>	reset type
in	<i>reason</i>	cause of reset
in	<i>pt</i>	partition causing reset

Returns

Returns an error code (SC_ERR_NONE = success).

Return errors:

- SC_ERR_PARM if invalid type

If this function returns, then the reset did not occur due to an invalid parameter.

Examples

[board.c](#).

12.32.4.18 board_cpu_reset()

```
void board_cpu_reset (
    sc_rsrc_t resource,
    board_cpu_rst_ev_t reset_event,
    sc_rm_pt_t pt )
```

This function is called when a CPU encounters a reset event.

Parameters

in	<i>resource</i>	CPU resource
in	<i>reset_event</i>	CPU reset event
in	<i>pt</i>	partition of CPU

Examples

[board.c](#).

12.32.4.19 board_reboot_part()

```
void board_reboot_part (
    sc_rm_pt_t pt,
    sc_pm_reset_type_t * type,
    sc_pm_reset_reason_t * reason,
    sc_pm_power_mode_t * mode,
    uint32_t * mask )
```

This function is called when a partition reboot is requested.

It allows the port to override the parameters or take other action such as logging or reboot the board.

Parameters

in	<i>pt</i>	partition being rebooted
in, out	<i>type</i>	pointer to modify reset type
in, out	<i>reason</i>	pointer to modify reset reason
in, out	<i>mode</i>	pointer to modify power cycle mode
out	<i>mask</i>	pointer to return mask of wait partitions

Code can modify or log the parameters. Can also take another action like reset the board. After return from this function, the partition will be rebooted.

Type is cold, warm, board. Reason is SW, WDOG, etc. Reboot is accomplished by reducing power and reapplying. Mode indicates the power level to reduce to (usually off).

If *mask* is non-0 mask, then the reboot will be delayed until all partitions indicated in the mask (pt 1 = bit 1, etc.) have called [sc_pm_reboot_continue\(\)](#) to continue the boot.

Examples

[board.c](#).

12.32.4.20 board_reboot_part_cont()

```
void board_reboot_part_cont (
    sc_rm_pt_t pt,
    sc_rsrc_t * boot_cpu,
    sc_rsrc_t * boot_mu,
    sc_rsrc_t * boot_dev,
    sc_faddr_t * boot_addr )
```

This function is called when a partition reboot is has powered off the partition but has not yet powered it back on.

It allows the boot parameters to be changed. Could also bracket a change done in [board_reboot_part\(\)](#).

Parameters

in	<i>pt</i>	partition being rebooted
in, out	<i>boot_cpu</i>	pointer to modify the boot CPU
in, out	<i>boot_mu</i>	pointer to modify the boot MU
in, out	<i>boot_dev</i>	pointer to modify the boot device
in, out	<i>boot_addr</i>	pointer to modify the boot address

Examples

[board.c](#).

12.32.4.21 board_reboot_timeout()

```
board_reboot_to_t board_reboot_timeout (
    sc_rm_pt_t pt )
```

This function is called when a partition reboot times out.

Parameters

in	<i>pt</i>	partition being rebooted
----	-----------	--------------------------

Returns

Returns the desired action.

Examples

[board.c](#).

12.32.4.22 board_panic()

```
void board_panic (
    sc_dsc_t dsc )
```

This function is called when a DSC reports a panic temp alarm.

Parameters

in	<i>dsc</i>	dsc reporting alarm
----	------------	---------------------

Note this function would normally request a board reset.

Examples

[board.c](#).

12.32.4.23 board_fault()

```
void board_fault (
    sc_bool_t restarted,
    sc_bfault_t reason,
    sc_rm_pt_t pt )
```

This function is called when a fault is detected or the SCFW returns from main().

Parameters

in	<i>restarted</i>	SC_TRUE if called on restart
in	<i>reason</i>	reason for the fault
in	<i>pt</i>	partition causing fault

Note this function would normally request a board reset. For debug builds it is common to disable the watchdog and loop.

The *restarted* paramter is SC_TRUE if this error is pending from the last restart.

Examples

[board.c](#).

12.32.4.24 board_security_violation()

```
void board_security_violation (
    void )
```

This function is called when a security violation is reported by the SECO or SNVS.

Note this function would normally request a board reset. For debug builds it is common to do nothing.

Examples

[board.c](#).

12.32.4.25 board_get_button_status()

```
sc_bool_t board_get_button_status (
    void )
```

This function is used to return the current status of the ON/OFF button.

Returns

Returns the status

Examples

[board.c](#).

12.32.4.26 board_set_control()

```
sc_err_t board_set_control (
    sc_rsrc_t resource,
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx,
    uint32_t ctrl,
    uint32_t val )
```

This function sets a miscellaneous control value.

Parameters

in	<i>resource</i>	resource
in	<i>idx</i>	board resource index
in	<i>rsrc_idx</i>	unified resource index
in	<i>ctrl</i>	control to write
in	<i>val</i>	value to write

Returns

Returns an error code (SC_ERR_NONE = success).

Note this function can be used to set voltages for both SoC resources and board resources (e.g. SC_R_BOARD_R0).

Examples

[board.c](#).

12.32.4.27 board_get_control()

```
sc_err_t board_get_control (
    sc_rsrc_t resource,
    sc_rm_idx_t idx,
    sc_rm_idx_t rsrc_idx,
    uint32_t ctrl,
    uint32_t * val )
```

This function gets a miscellaneous control value.

Parameters

in	<i>resource</i>	resource
in	<i>idx</i>	board resource index
in	<i>rsrc_idx</i>	unified resource index
in	<i>ctrl</i>	control to read
out	<i>val</i>	pointer to return value

Returns

Returns an error code (SC_ERR_NONE = success).

Examples

[board.c](#).

12.32.4.28 board_tick()

```
void board_tick (
    uint16_t msec )
```

This function is called periodically to tick the board.

Parameters

in	<i>msec</i>	number of mS to increment
----	-------------	---------------------------

Can be used to implement customer watchdogs, monitor some hardware, etc.

Examples

[board.c](#).

12.32.4.29 board_ioctl()

```
sc_err_t board_ioctl (
    sc_rm_pt_t caller_pt,
    sc_rsrc_t mu,
    uint32_t * parm1,
    uint32_t * parm2,
    uint32_t * parm3 )
```

This function is called when [sc_misc_board_ioctl\(\)](#) is called.

Parameters

in	<i>caller_pt</i>	handle of caller partition
in	<i>mu</i>	receiving MU via RPC/IPC
in, out	<i>parm1</i>	pointer to pass parameter 1
in, out	<i>parm2</i>	pointer to pass parameter 2
in, out	<i>parm3</i>	pointer to pass parameter 3

Can be used to implement customer watchdogs, monitor some hardware, etc.

Returns

Returns an error code (SC_ERR_NONE = success).

Examples

[board.c](#).

12.33 lgpio_driver

Files

- file [fsl_igpio.h](#)

Data Structures

- struct [igpio_pin_config_t](#)
IGPIO Init structure definition.

Enumerations

- enum [igpio_pin_direction_t](#) { [kIGPIO_DigitalInput](#) = 0U, [kIGPIO_DigitalOutput](#) = 1U }
IGPIO direction definition.
- enum [igpio_interrupt_mode_t](#) {
[kIGPIO_NoIntmode](#) = 0U, [kIGPIO_IntLowLevel](#) = 1U, [kIGPIO_IntHighLevel](#) = 2U, [kIGPIO_IntRisingEdge](#) = 3U,
[kIGPIO_IntFallingEdge](#) = 4U, [kIGPIO_IntRisingOrFallingEdge](#) = 5U }
IGPIO interrupt mode definition.

Driver version

- #define [FSL_IGPIO_DRIVER_VERSION](#) (MAKE_VERSION(2, 0, 1))
IGPIO driver version 2.0.1.

IGPIO Initialization and Configuration functions

- void [IGPIO_PinInit](#) (IGPIO_Type *base, [uint32_t](#) pin, const [igpio_pin_config_t](#) *Config)
Initializes the IGPIO peripheral according to the specified parameters in the initConfig.

IGPIO Reads and Write Functions

- void [IGPIO_PinWrite](#) (IGPIO_Type *base, [uint32_t](#) pin, [uint8_t](#) output)
Sets the output level of the individual IGPIO pin to logic 1 or 0.
- static void [IGPIO_WritePinOutput](#) (IGPIO_Type *base, [uint32_t](#) pin, [uint8_t](#) output)
Sets the output level of the individual IGPIO pin to logic 1 or 0.
- static void [IGPIO_PortSet](#) (IGPIO_Type *base, [uint32_t](#) mask)
Sets the output level of the multiple IGPIO pins to the logic 1.
- static void [IGPIO_SetPinsOutput](#) (IGPIO_Type *base, [uint32_t](#) mask)
Sets the output level of the multiple IGPIO pins to the logic 1.
- static void [IGPIO_PortClear](#) (IGPIO_Type *base, [uint32_t](#) mask)
Sets the output level of the multiple IGPIO pins to the logic 0.
- static void [IGPIO_ClearPinsOutput](#) (IGPIO_Type *base, [uint32_t](#) mask)
Sets the output level of the multiple IGPIO pins to the logic 0.
- static void [IGPIO_PortToggle](#) (IGPIO_Type *base, [uint32_t](#) mask)
Reverses the current output logic of the multiple IGPIO pins.
- static [uint32_t](#) [IGPIO_PinRead](#) (IGPIO_Type *base, [uint32_t](#) pin)
Reads the current input value of the IGPIO port.
- static [uint32_t](#) [IGPIO_ReadPinInput](#) (IGPIO_Type *base, [uint32_t](#) pin)
Reads the current input value of the IGPIO port.

IGPIO Reads Pad Status Functions

- static `uint8_t IGPIO_PinReadPadStatus` (IGPIO_Type *base, `uint32_t` pin)
Reads the current IGPIO pin pad status.
- static `uint8_t IGPIO_ReadPadStatus` (IGPIO_Type *base, `uint32_t` pin)
Reads the current IGPIO pin pad status.

Interrupts and flags management functions

- void `IGPIO_PinSetInterruptConfig` (IGPIO_Type *base, `uint32_t` pin, `igpio_interrupt_mode_t` pinInterruptMode)
Sets the current pin interrupt mode.
- static void `IGPIO_SetPinInterruptConfig` (IGPIO_Type *base, `uint32_t` pin, `igpio_interrupt_mode_t` pinInterruptMode)
Sets the current pin interrupt mode.
- static void `IGPIO_PortEnableInterrupts` (IGPIO_Type *base, `uint32_t` mask)
Enables the specific pin interrupt.
- static void `IGPIO_EnableInterrupts` (IGPIO_Type *base, `uint32_t` mask)
Enables the specific pin interrupt.
- static void `IGPIO_PortDisableInterrupts` (IGPIO_Type *base, `uint32_t` mask)
Disables the specific pin interrupt.
- static void `IGPIO_DisableInterrupts` (IGPIO_Type *base, `uint32_t` mask)
Disables the specific pin interrupt.
- static `uint32_t IGPIO_PortGetInterruptFlags` (IGPIO_Type *base)
Reads individual pin interrupt status.
- static `uint32_t IGPIO_GetPinsInterruptFlags` (IGPIO_Type *base)
Reads individual pin interrupt status.
- static void `IGPIO_PortClearInterruptFlags` (IGPIO_Type *base, `uint32_t` mask)
Clears pin interrupt flag.
- static void `IGPIO_ClearPinsInterruptFlags` (IGPIO_Type *base, `uint32_t` mask)
Clears pin interrupt flag.

12.33.1 Detailed Description

12.33.2 Enumeration Type Documentation

12.33.2.1 igpio_pin_direction_t

enum `igpio_pin_direction_t`

IGPIO direction definition.

Enumerator

<code>kIGPIO_DigitalInput</code>	Set current pin as digital input.
<code>kIGPIO_DigitalOutput</code>	Set current pin as digital output.

12.33.2.2 igpio_interrupt_mode_t

enum `igpio_interrupt_mode_t`

IGPIO interrupt mode definition.

Enumerator

<code>kIGPIO_NoIntmode</code>	Set current pin general IO functionality.
<code>kIGPIO_IntLowLevel</code>	Set current pin interrupt is low-level sensitive.
<code>kIGPIO_IntHighLevel</code>	Set current pin interrupt is high-level sensitive.
<code>kIGPIO_IntRisingEdge</code>	Set current pin interrupt is rising-edge sensitive.
<code>kIGPIO_IntFallingEdge</code>	Set current pin interrupt is falling-edge sensitive.
<code>kIGPIO_IntRisingOrFallingEdge</code>	Enable the edge select bit to override the ICR register's configuration.

12.33.3 Function Documentation

12.33.3.1 IGPIO_PinInit()

```
void IGPIO_PinInit (
    IGPIO_Type * base,
    uint32_t pin,
    const igpio_pin_config_t * Config )
```

Initializes the IGPIO peripheral according to the specified parameters in the `initConfig`.

Parameters

<i>base</i>	IGPIO base pointer.
<i>pin</i>	Specifies the pin number
<i>initConfig</i>	pointer to a <code>igpio_pin_config_t</code> structure that contains the configuration information.

12.33.3.2 IGPIO_PinWrite()

```
void IGPIO_PinWrite (
    IGPIO_Type * base,
    uint32_t pin,
    uint8_t output )
```

Sets the output level of the individual IGPIO pin to logic 1 or 0.

Parameters

<i>base</i>	IGPIO base pointer.
<i>pin</i>	IGPIO port pin number.
<i>output</i>	IGPIOpin output logic level. • 0: corresponding pin output low-logic level. • 1: corresponding pin output high-logic level.

12.33.3.3 IGPIO_WritePinOutput()

```
static void IGPIO_WritePinOutput (
    IGPIO_Type * base,
    uint32_t pin,
    uint8_t output ) [inline], [static]
```

Sets the output level of the individual IGPIO pin to logic 1 or 0.

Deprecated Do not use this function. It has been superceded by [IGPIO_PinWrite](#).

References [IGPIO_PinWrite\(\)](#).

12.33.3.4 IGPIO_PortSet()

```
static void IGPIO_PortSet (
    IGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple IGPIO pins to the logic 1.

Parameters

<i>base</i>	IGPIO peripheral base pointer (IGPIO1, IGPIO2, IGPIO3, and so on.)
<i>mask</i>	IGPIO pin number macro

12.33.3.5 IGPIO_SetPinsOutput()

```
static void IGPIO_SetPinsOutput (
    IGPIO_Type * base,
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple IGPIO pins to the logic 1.

Deprecated Do not use this function. It has been superceded by [IGPIO_PortSet](#).

References [IGPIO_PortSet\(\)](#).

12.33.3.6 IGPIO_PortClear()

```
static void IGPIO_PortClear (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple IGPIO pins to the logic 0.

Parameters

<i>base</i>	IGPIO peripheral base pointer (IGPIO1, IGPIO2, IGPIO3, and so on.)
<i>mask</i>	IGPIO pin number macro

12.33.3.7 IGPIO_ClearPinsOutput()

```
static void IGPIO_ClearPinsOutput (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Sets the output level of the multiple IGPIO pins to the logic 0.

Deprecated Do not use this function. It has been superceded by [IGPIO_PortClear](#).

References [IGPIO_PortClear\(\)](#).

12.33.3.8 IGPIO_PortToggle()

```
static void IGPIO_PortToggle (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Reverses the current output logic of the multiple IGPIO pins.

Parameters

<i>base</i>	IGPIO peripheral base pointer (IGPIO1, IGPIO2, IGPIO3, and so on.)
<i>mask</i>	IGPIO pin number macro

12.33.3.9 IGPIO_PinRead()

```
static uint32_t IGPIO_PinRead (
    IGPIO_Type * base,
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the IGPIO port.

Parameters

<i>base</i>	IGPIO base pointer.
<i>pin</i>	IGPIO port pin number.

Return values

<i>IGPIO</i>	port input value.
--------------	-------------------

12.33.3.10 IGPIO_ReadPinInput()

```
static uint32_t IGPIO_ReadPinInput (
    IGPIO_Type * base,
    uint32_t pin ) [inline], [static]
```

Reads the current input value of the IGPIO port.

Deprecated Do not use this function. It has been supersceded by [IGPIO_PinRead](#).

References [IGPIO_PinRead\(\)](#).

12.33.3.11 IGPIO_PinReadPadStatus()

```
static uint8_t IGPIO_PinReadPadStatus (
    IGPIO_Type * base,
    uint32_t pin ) [inline], [static]
```

Reads the current IGPIO pin pad status.

Parameters

<i>base</i>	IGPIO base pointer.
<i>pin</i>	IGPIO port pin number.

Return values

<i>IGPIO</i>	pin pad status value.
--------------	-----------------------

12.33.3.12 IGPIO_ReadPadStatus()

```
static uint8_t IGPIO_ReadPadStatus (
    IGPIO_Type * base,
    uint32_t pin ) [inline], [static]
```

Reads the current IGPIO pin pad status.

Deprecated Do not use this function. It has been supersceded by [IGPIO_PinReadPadStatus](#).

References [IGPIO_PinReadPadStatus\(\)](#).

12.33.3.13 IGPIO_PinSetInterruptConfig()

```
void IGPIO_PinSetInterruptConfig (
    IGPIO_Type * base,
    uint32_t pin,
    igpio_interrupt_mode_t pinInterruptMode )
```

Sets the current pin interrupt mode.

Parameters

<i>base</i>	IGPIO base pointer.
<i>pin</i>	IGPIO port pin number.
<i>pininterruptMode</i>	pointer to a igpio_interrupt_mode_t structure that contains the interrupt mode information.

12.33.3.14 IGPIO_SetPinInterruptConfig()

```
static void IGPIO_SetPinInterruptConfig (
    IGPIO_Type * base,
```

```
uint32_t pin,  
lgpio_interrupt_mode_t pinInterruptMode ) [inline], [static]
```

Sets the current pin interrupt mode.

Deprecated Do not use this function. It has been superceded by [IGPIO_PinSetInterruptConfig](#).

References [IGPIO_PinSetInterruptConfig\(\)](#).

12.33.3.15 IGPIO_PortEnableInterrupts()

```
static void IGPIO_PortEnableInterrupts (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Enables the specific pin interrupt.

Parameters

<i>base</i>	IGPIO base pointer.
<i>mask</i>	IGPIO pin number macro.

12.33.3.16 IGPIO_EnableInterrupts()

```
static void IGPIO_EnableInterrupts (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Enables the specific pin interrupt.

Parameters

<i>base</i>	IGPIO base pointer.
<i>mask</i>	IGPIO pin number macro.

References [IGPIO_PortEnableInterrupts\(\)](#).

12.33.3.17 IGPIO_PortDisableInterrupts()

```
static void IGPIO_PortDisableInterrupts (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Disables the specific pin interrupt.

Parameters

<i>base</i>	IGPIO base pointer.
<i>mask</i>	IGPIO pin number macro.

12.33.3.18 IGPIO_DisableInterrupts()

```
static void IGPIO_DisableInterrupts (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Disables the specific pin interrupt.

Deprecated Do not use this function. It has been superceded by [IGPIO_PortDisableInterrupts](#).

References [IGPIO_PortDisableInterrupts\(\)](#).

12.33.3.19 IGPIO_PortGetInterruptFlags()

```
static uint32_t IGPIO_PortGetInterruptFlags (  
    IGPIO_Type * base ) [inline], [static]
```

Reads individual pin interrupt status.

Parameters

<i>base</i>	IGPIO base pointer.
-------------	---------------------

Return values

<i>current</i>	pin interrupt status flag.
----------------	----------------------------

12.33.3.20 IGPIO_GetPinsInterruptFlags()

```
static uint32_t IGPIO_GetPinsInterruptFlags (  
    IGPIO_Type * base ) [inline], [static]
```

Reads individual pin interrupt status.

Parameters

<i>base</i>	IGPIO base pointer.
-------------	---------------------

Return values

<i>current</i>	pin interrupt status flag.
----------------	----------------------------

References [IGPIO_PortGetInterruptFlags\(\)](#).

12.33.3.21 IGPIO_PortClearInterruptFlags()

```
static void IGPIO_PortClearInterruptFlags (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Clears pin interrupt flag.

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

<i>base</i>	IGPIO base pointer.
<i>mask</i>	IGPIO pin number macro.

12.33.3.22 IGPIO_ClearPinsInterruptFlags()

```
static void IGPIO_ClearPinsInterruptFlags (  
    IGPIO_Type * base,  
    uint32_t mask ) [inline], [static]
```

Clears pin interrupt flag.

Status flags are cleared by writing a 1 to the corresponding bit position.

Parameters

<i>base</i>	IGPIO base pointer.
<i>mask</i>	IGPIO pin number macro.

References [IGPIO_PortClearInterruptFlags\(\)](#).

Chapter 13

Data Structure Documentation

13.1 gpio_pin_config_t Struct Reference

The GPIO pin configuration structure.

Data Fields

- [gpio_pin_direction_t pinDirection](#)
GPIO direction, input or output.
- [uint8_t outputLogic](#)
Set default output logic, no use in input.

13.1.1 Detailed Description

The GPIO pin configuration structure.

Every pin can only be configured as either output pin or input pin at a time. If configured as a input pin, then leave the outputConfig unused Note : In some use cases, the corresponding port property should be configured in advance with the PORT_SetPinConfig()

Examples

[board.c](#).

13.2 igpio_pin_config_t Struct Reference

IGPIO Init structure definition.

Data Fields

- [igpio_pin_direction_t direction](#)
Specifies the pin direction.
- [uint8_t outputLogic](#)
Set a default output logic, which has no use in input.
- [igpio_interrupt_mode_t interruptMode](#)
Specifies the pin interrupt mode, a value of [igpio_interrupt_mode_t](#).

13.2.1 Detailed Description

IGPIO Init structure definition.

13.3 lpi2c_data_match_config_t Struct Reference

LPI2C master data match configuration structure.

Data Fields

- [lpi2c_data_match_config_mode_t matchMode](#)
Data match configuration setting.
- [bool rxDataMatchOnly](#)
When set to true, received data is ignored until a successful match.
- [uint32_t match0](#)
Match value 0.
- [uint32_t match1](#)
Match value 1.

13.3.1 Detailed Description

LPI2C master data match configuration structure.

13.4 lpi2c_master_config_t Struct Reference

Structure with settings to initialize the LPI2C master module.

Data Fields

- [bool enableMaster](#)
Whether to enable master mode.
- [bool enableDoze](#)
Whether master is enabled in doze mode.
- [bool debugEnable](#)
Enable transfers to continue when halted in debug mode.
- [bool ignoreAck](#)
Whether to ignore ACK/NACK.
- [lpi2c_master_pin_config_t pinConfig](#)
The pin configuration option.
- [uint32_t baudRate_Hz](#)
Desired baud rate in Hertz.
- [uint32_t busIdleTimeout_ns](#)
Bus idle timeout in nanoseconds.
- [uint32_t pinLowTimeout_ns](#)
Pin low timeout in nanoseconds.

- [uint8_t sdaGlitchFilterWidth_ns](#)
Width in nanoseconds of glitch filter on SDA pin.
- [uint8_t sclGlitchFilterWidth_ns](#)
Width in nanoseconds of glitch filter on SCL pin.
-

```
struct {
    bool enable
        Enable host request.
    lpi2c\_host\_request\_source\_t source
        Host request source.
    lpi2c\_host\_request\_polarity\_t polarity
        Host request pin polarity.
} hostRequest
```

Host request options.

13.4.1 Detailed Description

Structure with settings to initialize the LPI2C master module.

This structure holds configuration settings for the LPI2C peripheral. To initialize this structure to reasonable defaults, call the [LPI2C_MasterGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

Examples

[board.c](#).

13.4.2 Field Documentation

13.4.2.1 busIdleTimeout_ns

```
uint32\_t lpi2c_master_config_t::busIdleTimeout_ns
```

Bus idle timeout in nanoseconds.

Set to 0 to disable.

13.4.2.2 pinLowTimeout_ns

```
uint32\_t lpi2c_master_config_t::pinLowTimeout_ns
```

Pin low timeout in nanoseconds.

Set to 0 to disable.

13.4.2.3 sdaGlitchFilterWidth_ns

```
uint8\_t lpi2c_master_config_t::sdaGlitchFilterWidth_ns
```

Width in nanoseconds of glitch filter on SDA pin.

Set to 0 to disable.

Examples

[board.c](#).

13.4.2.4 sclGlitchFilterWidth_ns

```
uint8_t lpi2c_master_config_t::sclGlitchFilterWidth_ns
```

Width in nanoseconds of glitch filter on SCL pin.

Set to 0 to disable.

Examples

[board.c](#).

13.5 lpi2c_master_handle_t Struct Reference

Driver handle for master non-blocking APIs.

Data Fields

- [uint8_t state](#)
Transfer state machine current state.
- [uint16_t remainingBytes](#)
Remaining byte count in current state.
- [uint16_t * buf](#)
Buffer pointer for current state.
- [uint16_t commandBuffer \[7\]](#)
LPI2C command sequence.
- [lpi2c_master_transfer_t transfer](#)
Copy of the current transfer info.
- [lpi2c_master_transfer_callback_t completionCallback](#)
Callback function pointer.
- [void * userData](#)
Application data passed to callback.

13.5.1 Detailed Description

Driver handle for master non-blocking APIs.

Note

The contents of this structure are private and subject to change.

13.6 lpi2c_master_transfer_t Struct Reference

Non-blocking transfer descriptor structure.

Data Fields

- [uint32_t flags](#)
Bit mask of options for the transfer.
- [uint16_t slaveAddress](#)
The 7-bit slave address.
- [lpi2c_direction_t direction](#)
Either [kLPI2C_Read](#) or [kLPI2C_Write](#).
- [uint32_t subaddress](#)
Sub address.
- [size_t subaddressSize](#)
Length of sub address to send in bytes.
- [void * data](#)
Pointer to data to transfer.
- [size_t dataSize](#)
Number of bytes to transfer.

13.6.1 Detailed Description

Non-blocking transfer descriptor structure.

This structure is used to pass transaction parameters to the [LPI2C_MasterTransferNonBlocking\(\)](#) API.

13.6.2 Field Documentation

13.6.2.1 flags

```
uint32_t lpi2c_master_transfer_t::flags
```

Bit mask of options for the transfer.

See enumeration [_lpi2c_master_transfer_flags](#) for available options. Set to 0 or [kLPI2C_TransferDefaultFlag](#) for normal transfers.

13.6.2.2 subaddress

```
uint32_t lpi2c_master_transfer_t::subaddress
```

Sub address.

Transferred MSB first.

13.6.2.3 subaddressSize

```
size_t lpi2c_master_transfer_t::subaddressSize
```

Length of sub address to send in bytes.

Maximum size is 4 bytes.

13.7 lpi2c_slave_config_t Struct Reference

Structure with settings to initialize the LPI2C slave module.

Data Fields

- bool [enableSlave](#)
Enable slave mode.
- [uint8_t address0](#)
Slave's 7-bit address.
- [uint8_t address1](#)
Alternate slave 7-bit address.
- [lpi2c_slave_address_match_t addressMatchMode](#)
Address matching options.
- bool [filterDozeEnable](#)
Enable digital glitch filter in doze mode.
- bool [filterEnable](#)
Enable digital glitch filter.
- bool [enableGeneralCall](#)
Enable general call address matching.
- ```
struct {
```

  - bool [enableAck](#)  
*Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data byte(s) to allow softw*
  - bool [enableTx](#)  
*Enables SCL clock stretching when the transmit data flag is set during a slave-transmit transfer.*
  - bool [enableRx](#)  
*Enables SCL clock stretching when receive data flag is set during a slave-receive transfer.*
  - bool [enableAddress](#)  
*Enables SCL clock stretching when the address valid flag is asserted.*

```
} sclStall
```
- bool [ignoreAck](#)  
*Continue transfers after a NACK is detected.*
- bool [enableReceivedAddressRead](#)  
*Enable reading the address received address as the first byte of data.*
- [uint32\\_t sdaGlitchFilterWidth\\_ns](#)  
*Width in nanoseconds of the digital filter on the SDA signal.*
- [uint32\\_t sclGlitchFilterWidth\\_ns](#)  
*Width in nanoseconds of the digital filter on the SCL signal.*
- [uint32\\_t dataValidDelay\\_ns](#)  
*Width in nanoseconds of the data valid delay.*
- [uint32\\_t clockHoldTime\\_ns](#)  
*Width in nanoseconds of the clock hold time.*

### 13.7.1 Detailed Description

Structure with settings to initialize the LPI2C slave module.

This structure holds configuration settings for the LPI2C slave peripheral. To initialize this structure to reasonable defaults, call the [LPI2C\\_SlaveGetDefaultConfig\(\)](#) function and pass a pointer to your configuration structure instance.

The configuration structure can be made constant so it resides in flash.

### 13.7.2 Field Documentation

#### 13.7.2.1 enableAck

```
bool lpi2c_slave_config_t::enableAck
```

Enables SCL clock stretching during slave-transmit address byte(s) and slave-receiver address and data byte(s) to allow software to write the Transmit ACK Register before the ACK or NACK is transmitted.

Clock stretching occurs when transmitting the 9th bit. When enableAckSCLStall is enabled, there is no need to set either enableRxDataSCLStall or enableAddressSCLStall.

## 13.8 lpi2c\_slave\_handle\_t Struct Reference

LPI2C slave handle structure.

### Data Fields

- [lpi2c\\_slave\\_transfer\\_t](#) transfer  
*LPI2C slave transfer copy.*
- bool [isBusy](#)  
*Whether transfer is busy.*
- bool [wasTransmit](#)  
*Whether the last transfer was a transmit.*
- [uint32\\_t](#) eventMask  
*Mask of enabled events.*
- [uint32\\_t](#) transferredCount  
*Count of bytes transferred.*
- [lpi2c\\_slave\\_transfer\\_callback\\_t](#) callback  
*Callback function called at transfer event.*
- void \* [userData](#)  
*Callback parameter passed to callback.*

### 13.8.1 Detailed Description

LPI2C slave handle structure.

#### Note

The contents of this structure are private and subject to change.

## 13.9 lpi2c\_slave\_transfer\_t Struct Reference

LPI2C slave transfer structure.

### Data Fields

- [lpi2c\\_slave\\_transfer\\_event\\_t](#) `event`  
*Reason the callback is being invoked.*
- [uint8\\_t](#) `receivedAddress`  
*Matching address send by master.*
- [uint8\\_t](#) \* `data`  
*Transfer buffer.*
- [size\\_t](#) `dataSize`  
*Transfer size.*
- [status\\_t](#) `completionStatus`  
*Success or error code describing how the transfer completed.*
- [size\\_t](#) `transferredCount`  
*Number of bytes actually transferred since start or last repeated start.*

### 13.9.1 Detailed Description

LPI2C slave transfer structure.

### 13.9.2 Field Documentation

#### 13.9.2.1 completionStatus

```
status_t lpi2c_slave_transfer_t::completionStatus
```

Success or error code describing how the transfer completed.

Only applies for [kLPI2C\\_SlaveCompletionEvent](#).

## 13.10 lpuart\_config\_t Struct Reference

LPUART configure structure.

### Data Fields

- [uint32\\_t](#) `baudRate_Bps`  
*LPUART baud rate*
- [lpuart\\_parity\\_mode\\_t](#) `parityMode`  
*Parity mode, disabled (default), even, odd.*
- [lpuart\\_data\\_bits\\_t](#) `dataBitsCount`  
*Data bits count, eight (default), seven.*
- [bool](#) `isMsb`  
*Data bits order, LSB (default), MSB.*
- [bool](#) `enableTx`  
*Enable TX.*
- [bool](#) `enableRx`  
*Enable RX.*



### 13.10.1 Detailed Description

LPUART configure structure.

## 13.11 lpuart\_handle\_t Struct Reference

LPUART handle structure.

### Data Fields

- [uint8\\_t](#) \*volatile [txData](#)  
*Address of remaining data to send.*
- volatile [size\\_t](#) [txDataSize](#)  
*Size of the remaining data to send.*
- [size\\_t](#) [txDataSizeAll](#)  
*Size of the data to send out.*
- [uint8\\_t](#) \*volatile [rxData](#)  
*Address of remaining data to receive.*
- volatile [size\\_t](#) [rxDataSize](#)  
*Size of the remaining data to receive.*
- [size\\_t](#) [rxDataSizeAll](#)  
*Size of the data to receive.*
- [uint8\\_t](#) \* [rxRingBuffer](#)  
*Start address of the receiver ring buffer.*
- [size\\_t](#) [rxRingBufferSize](#)  
*Size of the ring buffer.*
- volatile [uint16\\_t](#) [rxRingBufferHead](#)  
*Index for the driver to store received data into ring buffer.*
- volatile [uint16\\_t](#) [rxRingBufferTail](#)  
*Index for the user to get data from the ring buffer.*
- [lpuart\\_transfer\\_callback\\_t](#) [callback](#)  
*Callback function.*
- void \* [userData](#)  
*LPUART callback function parameter.*
- volatile [uint8\\_t](#) [txState](#)  
*TX transfer state.*
- volatile [uint8\\_t](#) [rxState](#)  
*RX transfer state.*

### 13.11.1 Detailed Description

LPUART handle structure.

## 13.12 lpuart\_transfer\_t Struct Reference

LPUART transfer structure.

### Data Fields

- [uint8\\_t](#) \* [data](#)  
*The buffer of data to be transfer.*
- [size\\_t](#) [dataSize](#)  
*The byte count to be transfer.*

### 13.12.1 Detailed Description

LPUART transfer structure.

## 13.13 pmic\_version\_t Struct Reference

Structure for ID and Revision of PMIC.

### Data Fields

- [uint8\\_t device\\_id](#)  
*dev ID value (reg location may differ per device)*
- [uint8\\_t si\\_rev](#)  
*silicon revision value read from device*

### 13.13.1 Detailed Description

Structure for ID and Revision of PMIC.

#### Examples

[board.c](#).

## 13.14 wdog32\_config\_t Struct Reference

Describes WDOG32 configuration structure.

### Data Fields

- bool [enableWdog32](#)  
*Enables or disables WDOG32.*
- [wdog32\\_clock\\_source\\_t](#) clockSource  
*Clock source select.*
- [wdog32\\_clock\\_prescaler\\_t](#) prescaler  
*Clock prescaler value.*
- [wdog32\\_work\\_mode\\_t](#) workMode  
*Configures WDOG32 work mode in debug stop and wait mode.*
- [wdog32\\_test\\_mode\\_t](#) testMode  
*Configures WDOG32 test mode.*
- bool [enableUpdate](#)  
*Update write-once register enable.*
- bool [enableInterrupt](#)  
*Enables or disables WDOG32 interrupt.*
- bool [enableWindowMode](#)  
*Enables or disables WDOG32 window mode.*
- [uint16\\_t](#) windowValue  
*Window value.*
- [uint16\\_t](#) timeoutValue  
*Timeout value.*

### 13.14.1 Detailed Description

Describes WDOG32 configuration structure.

## 13.15 wdog32\_work\_mode\_t Struct Reference

Defines WDOG32 work mode.

### Data Fields

- bool [enableWait](#)  
*Enables or disables WDOG32 in wait mode.*
- bool [enableStop](#)  
*Enables or disables WDOG32 in stop mode.*
- bool [enableDebug](#)  
*Enables or disables WDOG32 in debug mode.*

### 13.15.1 Detailed Description

Defines WDOG32 work mode.



## Chapter 14

# File Documentation

### 14.1 platform/board/pmic.h File Reference

PMIC include for PMIC interface layer.

#### Macros

- `#define PMIC_SET_VOLTAGE dynamic\_pmic\_set\_voltage`
- `#define PMIC_GET_VOLTAGE dynamic\_pmic\_get\_voltage`
- `#define PMIC_SET_MODE dynamic\_pmic\_set\_mode`
- `#define PMIC_GET_MODE dynamic\_pmic\_get\_mode`
- `#define PMIC_IRQ_SERVICE dynamic\_pmic\_irq\_service`
- `#define PMIC_REGISTER_ACCESS dynamic\_pmic\_register\_access`
- `#define GET_PMIC_VERSION dynamic\_get\_pmic\_version`
- `#define GET_PMIC_TEMP dynamic\_get\_pmic\_temp`
- `#define SET_PMIC_TEMP_ALARM dynamic\_set\_pmic\_temp\_alarm`

#### Defines for supported PMIC devices

- `#define PMIC_NONE 0U`
- `#define PF100 1U`
- `#define PF8100 2U`
- `#define PF8200 3U`

#### Defines for PMIC configuration

- `#define PF100_DEV_ID 0x10U`
- `#define PF8100_DEV_ID 0x40U`
- `#define PF8200_DEV_ID 0x48U`
- `#define PF8X00_FAM_ID 0x40U`
- `#define PF8100_A0_REV 0x10U`
- `#define FAM_ID_MASK 0xF0U`

## Functions

- [sc\\_err\\_t dynamic\\_pmic\\_set\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) vol\_mv, [uint32\\_t](#) mode\_to\_set)  
*This function sets the voltage of a corresponding voltage regulator for the supported PMIC types.*
- [sc\\_err\\_t dynamic\\_pmic\\_get\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) \*vol\_mv, [uint32\\_t](#) mode\_to\_get)  
*This function gets the voltage on a corresponding voltage regulator of the PMIC.*
- [sc\\_err\\_t dynamic\\_pmic\\_set\\_mode](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) mode)  
*This function sets the mode of the specified regulator.*
- [sc\\_err\\_t dynamic\\_pmic\\_get\\_mode](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) \*mode)  
*This function gets the mode of the specified regulator.*
- [sc\\_bool\\_t dynamic\\_pmic\\_irq\\_service](#) ([pmic\\_id\\_t](#) id)  
*This function services the interrupt for the temp alarm.*
- [sc\\_err\\_t dynamic\\_pmic\\_register\\_access](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) address, [sc\\_bool\\_t](#) read\_write, [uint8\\_t](#) \*value)  
*This function allows access to individual registers of the PMIC.*
- [pmic\\_version\\_t dynamic\\_get\\_pmic\\_version](#) ([pmic\\_id\\_t](#) id)  
*This function returns the device ID and revision for the PMIC.*
- [uint32\\_t dynamic\\_get\\_pmic\\_temp](#) ([pmic\\_id\\_t](#) id)  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- [uint32\\_t dynamic\\_set\\_pmic\\_temp\\_alarm](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) temp)  
*This function sets the temp alarm for the PMIC in Celsius.*

## Variables

- [uint8\\_t PMIC\\_TYPE](#)  
*Global PMIC type identifier.*

### 14.1.1 Detailed Description

PMIC include for PMIC interface layer.

This API is used to abstract the PMIC driver. It also supports dynamic PMIC identification and function binding (normally only used for dev boards).

## 14.2 platform/drivers/gpio/fsl\_gpio.h File Reference

### Data Structures

- struct [gpio\\_pin\\_config\\_t](#)  
*The GPIO pin configuration structure.*

## Macros

### Driver version

- `#define FSL_GPIO_DRIVER_VERSION (MAKE_VERSION(2, 1, 0))`  
*GPIO driver version 2.1.0.*

## Enumerations

- enum `gpio_pin_direction_t` { `kGPIO_DigitalInput` = 0U, `kGPIO_DigitalOutput` = 1U }  
*GPIO direction definition.*

## Functions

### GPIO Configuration

- void `GPIO_PinInit` (GPIO\_Type \*base, uint32\_t pin, const `gpio_pin_config_t` \*config)  
*Initializes a GPIO pin used by the board.*

### GPIO Output Operations

- static void `GPIO_WritePinOutput` (GPIO\_Type \*base, uint32\_t pin, uint8\_t output)  
*Sets the output level of the multiple GPIO pins to the logic 1 or 0.*
- static void `GPIO_SetPinsOutput` (GPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 1.*
- static void `GPIO_ClearPinsOutput` (GPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple GPIO pins to the logic 0.*
- static void `GPIO_TogglePinsOutput` (GPIO\_Type \*base, uint32\_t mask)  
*Reverses current output logic of the multiple GPIO pins.*

### GPIO Input Operations

- static uint32\_t `GPIO_ReadPinInput` (GPIO\_Type \*base, uint32\_t pin)  
*Reads the current input value of the whole GPIO port.*

### GPIO Interrupt

- uint32\_t `GPIO_GetPinsInterruptFlags` (GPIO\_Type \*base)  
*Reads whole GPIO port interrupt status flag.*
- void `GPIO_ClearPinsInterruptFlags` (GPIO\_Type \*base, uint32\_t mask)  
*Clears multiple GPIO pin interrupt status flag.*

### FGPIO Configuration

- void `FGPIO_PinInit` (FGPIO\_Type \*base, uint32\_t pin, const `gpio_pin_config_t` \*config)  
*Initializes a FGPIO pin used by the board.*

### FGPIO Output Operations

- static void `FGPIO_WritePinOutput` (FGPIO\_Type \*base, uint32\_t pin, uint8\_t output)  
*Sets the output level of the multiple FGPIO pins to the logic 1 or 0.*
- static void `FGPIO_SetPinsOutput` (FGPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple FGPIO pins to the logic 1.*
- static void `FGPIO_ClearPinsOutput` (FGPIO\_Type \*base, uint32\_t mask)  
*Sets the output level of the multiple FGPIO pins to the logic 0.*
- static void `FGPIO_TogglePinsOutput` (FGPIO\_Type \*base, uint32\_t mask)  
*Reverses current output logic of the multiple FGPIO pins.*

### FGPIO Input Operations

- static `uint32_t FGPIO_ReadPinInput` (FGPIO\_Type \*base, `uint32_t` pin)  
*Reads the current input value of the whole FGPIO port.*

### FGPIO Interrupt

- `uint32_t FGPIO_GetPinsInterruptFlags` (FGPIO\_Type \*base)  
*Reads the whole FGPIO port interrupt status flag.*
- void `FGPIO_ClearPinsInterruptFlags` (FGPIO\_Type \*base, `uint32_t` mask)  
*Clears the multiple FGPIO pin interrupt status flag.*

## 14.3 platform/drivers/igpio/fsl\_igpio.h File Reference

### Data Structures

- struct `igpio_pin_config_t`  
*IGPIO Init structure definition.*

### Macros

#### Driver version

- #define `FSL_IGPIO_DRIVER_VERSION` (MAKE\_VERSION(2, 0, 1))  
*IGPIO driver version 2.0.1.*

### Enumerations

- enum `igpio_pin_direction_t` { `kIGPIO_DigitalInput` = 0U, `kIGPIO_DigitalOutput` = 1U }  
*IGPIO direction definition.*
- enum `igpio_interrupt_mode_t` {  
`kIGPIO_NoIntmode` = 0U, `kIGPIO_IntLowLevel` = 1U, `kIGPIO_IntHighLevel` = 2U, `kIGPIO_IntRisingEdge` = 3U,  
`kIGPIO_IntFallingEdge` = 4U, `kIGPIO_IntRisingOrFallingEdge` = 5U }  
*IGPIO interrupt mode definition.*



## Functions

### IGPIO Initialization and Configuration functions

- void [IGPIO\\_PinInit](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin, const [igpio\\_pin\\_config\\_t](#) \*Config)  
*Initializes the IGPIO peripheral according to the specified parameters in the initConfig.*

### IGPIO Reads and Write Functions

- void [IGPIO\\_PinWrite](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the individual IGPIO pin to logic 1 or 0.*
- static void [IGPIO\\_WritePinOutput](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin, [uint8\\_t](#) output)  
*Sets the output level of the individual IGPIO pin to logic 1 or 0.*
- static void [IGPIO\\_PortSet](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple IGPIO pins to the logic 1.*
- static void [IGPIO\\_SetPinsOutput](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple IGPIO pins to the logic 1.*
- static void [IGPIO\\_PortClear](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple IGPIO pins to the logic 0.*
- static void [IGPIO\\_ClearPinsOutput](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Sets the output level of the multiple IGPIO pins to the logic 0.*
- static void [IGPIO\\_PortToggle](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Reverses the current output logic of the multiple IGPIO pins.*
- static [uint32\\_t](#) [IGPIO\\_PinRead](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the IGPIO port.*
- static [uint32\\_t](#) [IGPIO\\_ReadPinInput](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current input value of the IGPIO port.*

### IGPIO Reads Pad Status Functions

- static [uint8\\_t](#) [IGPIO\\_PinReadPadStatus](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current IGPIO pin pad status.*
- static [uint8\\_t](#) [IGPIO\\_ReadPadStatus](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin)  
*Reads the current IGPIO pin pad status.*

### Interrupts and flags management functions

- void [IGPIO\\_PinSetInterruptConfig](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin, [igpio\\_interrupt\\_mode\\_t](#) pinInterruptMode)  
*Sets the current pin interrupt mode.*
- static void [IGPIO\\_SetPinInterruptConfig](#) (IGPIO\_Type \*base, [uint32\\_t](#) pin, [igpio\\_interrupt\\_mode\\_t](#) pinInterruptMode)  
*Sets the current pin interrupt mode.*
- static void [IGPIO\\_PortEnableInterrupts](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Enables the specific pin interrupt.*
- static void [IGPIO\\_EnableInterrupts](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Enables the specific pin interrupt.*
- static void [IGPIO\\_PortDisableInterrupts](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Disables the specific pin interrupt.*
- static void [IGPIO\\_DisableInterrupts](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Disables the specific pin interrupt.*
- static [uint32\\_t](#) [IGPIO\\_PortGetInterruptFlags](#) (IGPIO\_Type \*base)  
*Reads individual pin interrupt status.*
- static [uint32\\_t](#) [IGPIO\\_GetPinsInterruptFlags](#) (IGPIO\_Type \*base)  
*Reads individual pin interrupt status.*
- static void [IGPIO\\_PortClearInterruptFlags](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Clears pin interrupt flag.*
- static void [IGPIO\\_ClearPinsInterruptFlags](#) (IGPIO\_Type \*base, [uint32\\_t](#) mask)  
*Clears pin interrupt flag.*

## 14.4 platform/drivers/lpi2c/fsl\_lpi2c.h File Reference

### Data Structures

- struct [lpi2c\\_master\\_config\\_t](#)  
*Structure with settings to initialize the LPI2C master module.*
- struct [lpi2c\\_data\\_match\\_config\\_t](#)  
*LPI2C master data match configuration structure.*
- struct [lpi2c\\_master\\_transfer\\_t](#)  
*Non-blocking transfer descriptor structure.*
- struct [lpi2c\\_master\\_handle\\_t](#)  
*Driver handle for master non-blocking APIs.*
- struct [lpi2c\\_slave\\_config\\_t](#)  
*Structure with settings to initialize the LPI2C slave module.*
- struct [lpi2c\\_slave\\_transfer\\_t](#)  
*LPI2C slave transfer structure.*
- struct [lpi2c\\_slave\\_handle\\_t](#)  
*LPI2C slave handle structure.*

### Macros

#### Driver version

- #define [FSL\\_LPI2C\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 1, 0))  
*LPI2C driver version 2.1.0.*

### Typedefs

- typedef void(\* [lpi2c\\_master\\_transfer\\_callback\\_t](#)) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, status\_t completionStatus, void \*userData)  
*Master completion callback function pointer type.*
- typedef void(\* [lpi2c\\_slave\\_transfer\\_callback\\_t](#)) (LPI2C\_Type \*base, [lpi2c\\_slave\\_transfer\\_t](#) \*transfer, void \*userData)  
*Slave event callback function pointer type.*

### Enumerations

- enum [\\_lpi2c\\_status](#) {  
[kStatus\\_LPI2C\\_Busy](#) = MAKE\_STATUS(kStatusGroup\_LPI2C, 0), [kStatus\\_LPI2C\\_Idle](#) = MAKE\_STATUS(kStatusGroup\_LPI2C, 1), [kStatus\\_LPI2C\\_Nak](#) = MAKE\_STATUS(kStatusGroup\_LPI2C, 2), [kStatus\\_LPI2C\\_FifoError](#) = MAKE\_STATUS(kStatusGroup\_LPI2C, 3),  
[kStatus\\_LPI2C\\_BitError](#) = MAKE\_STATUS(kStatusGroup\_LPI2C, 4), [kStatus\\_LPI2C\\_ArbitrationLost](#) = MAKE\_STATUS(kStatusGroup\_LPI2C, 5), [kStatus\\_LPI2C\\_PinLowTimeout](#), [kStatus\\_LPI2C\\_NoTransferInProgress](#),  
[kStatus\\_LPI2C\\_DmaRequestFail](#) = MAKE\_STATUS(kStatusGroup\_LPI2C, 7) }  
*LPI2C status return codes.*

- enum `_lpi2c_master_flags` {  
`kLPI2C_MasterTxReadyFlag` = `LPI2C_MSR_TDF_MASK`, `kLPI2C_MasterRxReadyFlag` = `LPI2C_MSR_RDF_M←`  
`_MASK`, `kLPI2C_MasterEndOfPacketFlag` = `LPI2C_MSR_EPF_MASK`, `kLPI2C_MasterStopDetectFlag` = `LPI2C←`  
`C_MSR_SDF_MASK`,  
`kLPI2C_MasterNackDetectFlag` = `LPI2C_MSR_NDF_MASK`, `kLPI2C_MasterArbitrationLostFlag` = `LPI2C_M←`  
`SR_ALF_MASK`, `kLPI2C_MasterFifoErrFlag` = `LPI2C_MSR_FEF_MASK`, `kLPI2C_MasterPinLowTimeoutFlag` =  
`LPI2C_MSR_PLTF_MASK`,  
`kLPI2C_MasterDataMatchFlag` = `LPI2C_MSR_DMF_MASK`, `kLPI2C_MasterBusyFlag` = `LPI2C_MSR_MBF_M←`  
`ASK`, `kLPI2C_MasterBusBusyFlag` = `LPI2C_MSR_BBF_MASK` }  
*LPI2C master peripheral flags.*
- enum `lpi2c_direction_t` { `kLPI2C_Write` = 0U, `kLPI2C_Read` = 1U }  
*Direction of master and slave transfers.*
- enum `lpi2c_master_pin_config_t` {  
`kLPI2C_2PinOpenDrain` = 0x0U, `kLPI2C_2PinOutputOnly` = 0x1U, `kLPI2C_2PinPushPull` = 0x2U, `kLPI2C_4PinPushPull`  
= 0x3U,  
`kLPI2C_2PinOpenDrainWithSeparateSlave`, `kLPI2C_2PinOutputOnlyWithSeparateSlave`, `kLPI2C_2PinPushPullWithSeparateSlave`,  
`kLPI2C_4PinPushPullWithInvertedOutput` = 0x7U }  
*LPI2C pin configuration.*
- enum `lpi2c_host_request_source_t` { `kLPI2C_HostRequestExternalPin` = 0x0U, `kLPI2C_HostRequestInputTrigger`  
= 0x1U }  
*LPI2C master host request selection.*
- enum `lpi2c_host_request_polarity_t` { `kLPI2C_HostRequestPinActiveLow` = 0x0U, `kLPI2C_HostRequestPinActiveHigh`  
= 0x1U }  
*LPI2C master host request pin polarity configuration.*
- enum `lpi2c_data_match_config_mode_t` {  
`kLPI2C_MatchDisabled` = 0x0U, `kLPI2C_1stWordEqualsM0OrM1` = 0x2U, `kLPI2C_AnyWordEqualsM0OrM1` =  
0x3U, `kLPI2C_1stWordEqualsM0And2ndWordEqualsM1`,  
`kLPI2C_AnyWordEqualsM0AndNextWordEqualsM1`, `kLPI2C_1stWordAndM1EqualsM0AndM1`, `kLPI2C_AnyWordAndM1EqualsM0`  
}
  
*LPI2C master data match configuration modes.*
- enum `_lpi2c_master_transfer_flags` { `kLPI2C_TransferDefaultFlag` = 0x00U, `kLPI2C_TransferNoStartFlag` =  
0x01U, `kLPI2C_TransferRepeatedStartFlag` = 0x02U, `kLPI2C_TransferNoStopFlag` = 0x04U }  
*Transfer option flags.*
- enum `_lpi2c_slave_flags` {  
`kLPI2C_SlaveTxReadyFlag` = `LPI2C_SSR_TDF_MASK`, `kLPI2C_SlaveRxReadyFlag` = `LPI2C_SSR_RDF_MA←`  
`SK`, `kLPI2C_SlaveAddressValidFlag` = `LPI2C_SSR_AVF_MASK`, `kLPI2C_SlaveTransmitAckFlag` = `LPI2C_SS←`  
`R_TAF_MASK`,  
`kLPI2C_SlaveRepeatedStartDetectFlag` = `LPI2C_SSR_RSF_MASK`, `kLPI2C_SlaveStopDetectFlag` = `LPI2C_←`  
`SSR_SDF_MASK`, `kLPI2C_SlaveBitErrFlag` = `LPI2C_SSR_BEF_MASK`, `kLPI2C_SlaveFifoErrFlag` = `LPI2C_S←`  
`SR_FEF_MASK`,  
`kLPI2C_SlaveAddressMatch0Flag` = `LPI2C_SSR_AM0F_MASK`, `kLPI2C_SlaveAddressMatch1Flag` = `LPI2C_←`  
`SSR_AM1F_MASK`, `kLPI2C_SlaveGeneralCallFlag` = `LPI2C_SSR_GCF_MASK`, `kLPI2C_SlaveBusyFlag` = `LP←`  
`I2C_SSR_SBF_MASK`,  
`kLPI2C_SlaveBusBusyFlag` = `LPI2C_SSR_BBF_MASK` }  
*LPI2C slave peripheral flags.*
- enum `lpi2c_slave_address_match_t` { `kLPI2C_MatchAddress0` = 0U, `kLPI2C_MatchAddress0OrAddress1` = 2U,  
`kLPI2C_MatchAddress0ThroughAddress1` = 6U }  
*LPI2C slave address match options.*
- enum `lpi2c_slave_transfer_event_t` {  
`kLPI2C_SlaveAddressMatchEvent` = 0x01U, `kLPI2C_SlaveTransmitEvent` = 0x02U, `kLPI2C_SlaveReceiveEvent`  
= 0x04U, `kLPI2C_SlaveTransmitAckEvent` = 0x08U,  
`kLPI2C_SlaveRepeatedStartEvent` = 0x10U, `kLPI2C_SlaveCompletionEvent` = 0x20U, `kLPI2C_SlaveAllEvents` }

Set of events sent to the callback for non blocking slave transfers.

## Functions

### Initialization and deinitialization

- void [LPI2C\\_MasterGetDefaultConfig](#) ([lpi2c\\_master\\_config\\_t](#) \*masterConfig)  
*Provides a default configuration for the LPI2C master peripheral.*
- void [LPI2C\\_MasterInit](#) ([LPI2C\\_Type](#) \*base, const [lpi2c\\_master\\_config\\_t](#) \*masterConfig, [uint32\\_t](#) sourceClock\_Hz)  
*Initializes the LPI2C master peripheral.*
- void [LPI2C\\_MasterDeinit](#) ([LPI2C\\_Type](#) \*base)  
*Deinitializes the LPI2C master peripheral.*
- void [LPI2C\\_MasterConfigureDataMatch](#) ([LPI2C\\_Type](#) \*base, const [lpi2c\\_data\\_match\\_config\\_t](#) \*config)  
*Configures LPI2C master data match feature.*
- static void [LPI2C\\_MasterReset](#) ([LPI2C\\_Type](#) \*base)  
*Performs a software reset.*
- static void [LPI2C\\_MasterEnable](#) ([LPI2C\\_Type](#) \*base, bool enable)  
*Enables or disables the LPI2C module as master.*

### Status

- static [uint32\\_t](#) [LPI2C\\_MasterGetStatusFlags](#) ([LPI2C\\_Type](#) \*base)  
*Gets the LPI2C master status flags.*
- static void [LPI2C\\_MasterClearStatusFlags](#) ([LPI2C\\_Type](#) \*base, [uint32\\_t](#) statusMask)  
*Clears the LPI2C master status flag state.*

### Interrupts

- static void [LPI2C\\_MasterEnableInterrupts](#) ([LPI2C\\_Type](#) \*base, [uint32\\_t](#) interruptMask)  
*Enables the LPI2C master interrupt requests.*
- static void [LPI2C\\_MasterDisableInterrupts](#) ([LPI2C\\_Type](#) \*base, [uint32\\_t](#) interruptMask)  
*Disables the LPI2C master interrupt requests.*
- static [uint32\\_t](#) [LPI2C\\_MasterGetEnabledInterrupts](#) ([LPI2C\\_Type](#) \*base)  
*Returns the set of currently enabled LPI2C master interrupt requests.*

### DMA control

- static void [LPI2C\\_MasterEnableDMA](#) ([LPI2C\\_Type](#) \*base, bool enableTx, bool enableRx)  
*Enables or disables LPI2C master DMA requests.*
- static [uint32\\_t](#) [LPI2C\\_MasterGetTxFifoAddress](#) ([LPI2C\\_Type](#) \*base)  
*Gets LPI2C master transmit data register address for DMA transfer.*
- static [uint32\\_t](#) [LPI2C\\_MasterGetRxFifoAddress](#) ([LPI2C\\_Type](#) \*base)  
*Gets LPI2C master receive data register address for DMA transfer.*

### FIFO control

- static void [LPI2C\\_MasterSetWatermarks](#) ([LPI2C\\_Type](#) \*base, [size\\_t](#) txWords, [size\\_t](#) rxWords)  
*Sets the watermarks for LPI2C master FIFOs.*
- static void [LPI2C\\_MasterGetFifoCounts](#) ([LPI2C\\_Type](#) \*base, [size\\_t](#) \*rxCount, [size\\_t](#) \*txCount)  
*Gets the current number of words in the LPI2C master FIFOs.*

### Bus operations

- void [LPI2C\\_MasterSetBaudRate](#) (LPI2C\_Type \*base, uint32\_t sourceClock\_Hz, uint32\_t baudRate\_Hz)  
*Sets the I2C bus frequency for master transactions.*
- static bool [LPI2C\\_MasterGetBusIdleState](#) (LPI2C\_Type \*base)  
*Returns whether the bus is idle.*
- status\_t [LPI2C\\_MasterStart](#) (LPI2C\_Type \*base, uint8\_t address, lpi2c\_direction\_t dir)  
*Sends a START signal and slave address on the I2C bus.*
- static status\_t [LPI2C\\_MasterRepeatedStart](#) (LPI2C\_Type \*base, uint8\_t address, lpi2c\_direction\_t dir)  
*Sends a repeated START signal and slave address on the I2C bus.*
- status\_t [LPI2C\\_MasterSend](#) (LPI2C\_Type \*base, const void \*txBuff, size\_t txSize)  
*Performs a polling send transfer on the I2C bus.*
- status\_t [LPI2C\\_MasterReceive](#) (LPI2C\_Type \*base, void \*rxBuff, size\_t rxSize)  
*Performs a polling receive transfer on the I2C bus.*
- status\_t [LPI2C\\_MasterStop](#) (LPI2C\_Type \*base)  
*Sends a STOP signal on the I2C bus.*

### Non-blocking

- void [LPI2C\\_MasterTransferCreateHandle](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, lpi2c\_master\_transfer\_callback\_t callback, void \*userData)  
*Creates a new handle for the LPI2C master non-blocking APIs.*
- status\_t [LPI2C\\_MasterTransferNonBlocking](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, lpi2c\_master\_transfer\_t \*transfer)  
*Performs a non-blocking transaction on the I2C bus.*
- status\_t [LPI2C\\_MasterTransferGetCount](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle, size\_t \*count)  
*Returns number of bytes transferred so far.*
- void [LPI2C\\_MasterTransferAbort](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle)  
*Terminates a non-blocking LPI2C master transmission early.*

### IRQ handler

- void [LPI2C\\_MasterTransferHandleIRQ](#) (LPI2C\_Type \*base, lpi2c\_master\_handle\_t \*handle)  
*Reusable routine to handle master interrupts.*

### Slave initialization and deinitialization

- void [LPI2C\\_SlaveGetDefaultConfig](#) (lpi2c\_slave\_config\_t \*slaveConfig)  
*Provides a default configuration for the LPI2C slave peripheral.*
- void [LPI2C\\_SlaveInit](#) (LPI2C\_Type \*base, const lpi2c\_slave\_config\_t \*slaveConfig, uint32\_t sourceClock\_Hz)  
*Initializes the LPI2C slave peripheral.*
- void [LPI2C\\_SlaveDeinit](#) (LPI2C\_Type \*base)  
*Deinitializes the LPI2C slave peripheral.*
- static void [LPI2C\\_SlaveReset](#) (LPI2C\_Type \*base)  
*Performs a software reset of the LPI2C slave peripheral.*
- static void [LPI2C\\_SlaveEnable](#) (LPI2C\_Type \*base, bool enable)  
*Enables or disables the LPI2C module as slave.*

### Slave status

- static uint32\_t [LPI2C\\_SlaveGetStatusFlags](#) (LPI2C\_Type \*base)  
*Gets the LPI2C slave status flags.*

- static void [LPI2C\\_SlaveClearStatusFlags](#) (LPI2C\_Type \*base, uint32\_t statusMask)  
*Clears the LPI2C status flag state.*

### Slave interrupts

- static void [LPI2C\\_SlaveEnableInterrupts](#) (LPI2C\_Type \*base, uint32\_t interruptMask)  
*Enables the LPI2C slave interrupt requests.*
- static void [LPI2C\\_SlaveDisableInterrupts](#) (LPI2C\_Type \*base, uint32\_t interruptMask)  
*Disables the LPI2C slave interrupt requests.*
- static uint32\_t [LPI2C\\_SlaveGetEnabledInterrupts](#) (LPI2C\_Type \*base)  
*Returns the set of currently enabled LPI2C slave interrupt requests.*

### Slave DMA control

- static void [LPI2C\\_SlaveEnableDMA](#) (LPI2C\_Type \*base, bool enableAddressValid, bool enableRx, bool enableTx)  
*Enables or disables the LPI2C slave peripheral DMA requests.*

### Slave bus operations

- static bool [LPI2C\\_SlaveGetBusIdleState](#) (LPI2C\_Type \*base)  
*Returns whether the bus is idle.*
- static void [LPI2C\\_SlaveTransmitAck](#) (LPI2C\_Type \*base, bool ackOrNack)  
*Transmits either an ACK or NAK on the I2C bus in response to a byte from the master.*
- static uint32\_t [LPI2C\\_SlaveGetReceivedAddress](#) (LPI2C\_Type \*base)  
*Returns the slave address sent by the I2C master.*
- status\_t [LPI2C\\_SlaveSend](#) (LPI2C\_Type \*base, const void \*txBuff, size\_t txSize, size\_t \*actualTxSize)  
*Performs a polling send transfer on the I2C bus.*
- status\_t [LPI2C\\_SlaveReceive](#) (LPI2C\_Type \*base, void \*rxBuff, size\_t rxSize, size\_t \*actualRxSize)  
*Performs a polling receive transfer on the I2C bus.*

### Slave non-blocking

- void [LPI2C\\_SlaveTransferCreateHandle](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, lpi2c\_slave\_transfer\_callback\_t callback, void \*userData)  
*Creates a new handle for the LPI2C slave non-blocking APIs.*
- status\_t [LPI2C\\_SlaveTransferNonBlocking](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, uint32\_t eventMask)  
*Starts accepting slave transfers.*
- status\_t [LPI2C\\_SlaveTransferGetCount](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle, size\_t \*count)  
*Gets the slave transfer status during a non-blocking transfer.*
- void [LPI2C\\_SlaveTransferAbort](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)  
*Aborts the slave non-blocking transfers.*

### Slave IRQ handler

- void [LPI2C\\_SlaveTransferHandleIRQ](#) (LPI2C\_Type \*base, lpi2c\_slave\_handle\_t \*handle)  
*Reusable routine to handle slave interrupts.*

## 14.5 platform/drivers/lpuart/fsl\_lpuart.h File Reference

### Data Structures

- struct [lpuart\\_config\\_t](#)  
*LPUART configure structure.*
- struct [lpuart\\_transfer\\_t](#)  
*LPUART transfer structure.*
- struct [lpuart\\_handle\\_t](#)  
*LPUART handle structure.*

### Macros

#### Driver version

- #define [FSL\\_LPUART\\_DRIVER\\_VERSION](#) (MAKE\_VERSION(2, 2, 1))  
*LPUART driver version 2.2.1.*

### Typedefs

- typedef void(\* [lpuart\\_transfer\\_callback\\_t](#)) (LPUART\_Type \*base, lpuart\_handle\_t \*handle, status\_t status, void \*userData)  
*LPUART transfer callback function.*

### Enumerations

- enum [\\_lpuart\\_status](#) {  
[kStatus\\_LPUART\\_TxBusy](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 0), [kStatus\\_LPUART\\_RxBusy](#) = MAKE\_←  
STATUS(kStatusGroup\_LPUART, 1), [kStatus\\_LPUART\\_TxIdle](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 2),  
[kStatus\\_LPUART\\_RxIdle](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 3),  
[kStatus\\_LPUART\\_TxWatermarkTooLarge](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 4), [kStatus\\_LPUART\\_RxWatermarkTooLarg](#)  
= MAKE\_STATUS(kStatusGroup\_LPUART, 5), [kStatus\\_LPUART\\_FlagCannotClearManually](#), [kStatus\\_LPUART\\_Error](#)  
= MAKE\_STATUS(kStatusGroup\_LPUART, 7),  
[kStatus\\_LPUART\\_RxRingBufferOverflow](#), [kStatus\\_LPUART\\_RxHardwareOverflow](#) = MAKE\_STATUS(k←  
StatusGroup\_LPUART, 9), [kStatus\\_LPUART\\_NoiseError](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 10),  
[kStatus\\_LPUART\\_FramingError](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 11),  
[kStatus\\_LPUART\\_ParityError](#) = MAKE\_STATUS(kStatusGroup\_LPUART, 12), [kStatus\\_LPUART\\_BaudrateNotSupport](#)  
}  
*Error codes for the LPUART driver.*
- enum [lpuart\\_parity\\_mode\\_t](#) { [kLPUART\\_ParityDisabled](#) = 0x0U, [kLPUART\\_ParityEven](#) = 0x2U, [kLPUART\\_ParityOdd](#)  
= 0x3U }  
*LPUART parity mode.*
- enum [lpuart\\_data\\_bits\\_t](#) { [kLPUART\\_EightDataBits](#) = 0x0U }  
*LPUART data bits count.*
- enum [lpuart\\_stop\\_bit\\_count\\_t](#) { [kLPUART\\_OneStopBit](#) = 0U, [kLPUART\\_TwoStopBit](#) = 1U }  
*LPUART stop bit count.*

- enum `_lpuart_interrupt_enable` {  
`kLPUART_RxActiveEdgeInterruptEnable` = (LPUART\_BAUD\_RXEDGIE\_MASK >> 8), `kLPUART_TxDataRegEmptyInterruptEnable` = (LPUART\_CTRL\_TIE\_MASK), `kLPUART_TransmissionCompleteInterruptEnable` = (LPUART\_CTRL\_TCIE\_MASK), `kLPUART_RxDataRegFullInterruptEnable` = (LPUART\_CTRL\_RIE\_MASK),  
`kLPUART_IdleLineInterruptEnable` = (LPUART\_CTRL\_ILIE\_MASK), `kLPUART_RxOverrunInterruptEnable` = (LPUART\_CTRL\_ORIE\_MASK), `kLPUART_NoiseErrorInterruptEnable` = (LPUART\_CTRL\_NEIE\_MASK),  
`kLPUART_FramingErrorInterruptEnable` = (LPUART\_CTRL\_FEIE\_MASK),  
`kLPUART_ParityErrorInterruptEnable` = (LPUART\_CTRL\_PEIE\_MASK) }  
*LPUART interrupt configuration structure, default settings all disabled.*
- enum `_lpuart_flags` {  
`kLPUART_TxDataRegEmptyFlag`, `kLPUART_TransmissionCompleteFlag`, `kLPUART_RxDataRegFullFlag`,  
`kLPUART_IdleLineFlag` = (LPUART\_STAT\_IDLE\_MASK),  
`kLPUART_RxOverrunFlag` = (LPUART\_STAT\_OR\_MASK), `kLPUART_NoiseErrorFlag` = (LPUART\_STAT\_NEIF\_MASK), `kLPUART_FramingErrorFlag`, `kLPUART_ParityErrorFlag` = (LPUART\_STAT\_PF\_MASK),  
`kLPUART_RxActiveEdgeFlag`, `kLPUART_RxActiveFlag` }  
*LPUART status flags.*

## Functions

### Initialization and deinitialization

- status\_t `LPUART_Init` (LPUART\_Type \*base, const `lpuart_config_t` \*config, `uint32_t` srcClock\_Hz)  
*Initializes an LPUART instance with the user configuration structure and the peripheral clock.*
- void `LPUART_Deinit` (LPUART\_Type \*base)  
*Deinitializes a LPUART instance.*
- void `LPUART_GetDefaultConfig` (`lpuart_config_t` \*config)  
*Gets the default configuration structure.*
- status\_t `LPUART_SetBaudRate` (LPUART\_Type \*base, `uint32_t` baudRate\_Bps, `uint32_t` srcClock\_Hz)  
*Sets the LPUART instance baudrate.*

### Status

- `uint32_t` `LPUART_GetStatusFlags` (LPUART\_Type \*base)  
*Gets LPUART status flags.*
- status\_t `LPUART_ClearStatusFlags` (LPUART\_Type \*base, `uint32_t` mask)  
*Clears status flags with a provided mask.*

### Interrupts

- void `LPUART_EnableInterrupts` (LPUART\_Type \*base, `uint32_t` mask)  
*Enables LPUART interrupts according to a provided mask.*
- void `LPUART_DisableInterrupts` (LPUART\_Type \*base, `uint32_t` mask)  
*Disables LPUART interrupts according to a provided mask.*
- `uint32_t` `LPUART_GetEnabledInterrupts` (LPUART\_Type \*base)  
*Gets enabled LPUART interrupts.*

### Bus Operations

- static void `LPUART_EnableTx` (LPUART\_Type \*base, bool enable)  
*Enables or disables the LPUART transmitter.*
- static void `LPUART_EnableRx` (LPUART\_Type \*base, bool enable)



- *Enables or disables the LPUART receiver.*
- static void [LPUART\\_WriteByte](#) (LPUART\_Type \*base, [uint8\\_t](#) data)  
*Writes to the transmitter register.*
- static [uint8\\_t](#) [LPUART\\_ReadByte](#) (LPUART\_Type \*base)  
*Reads the RX register.*
- void [LPUART\\_WriteBlocking](#) (LPUART\_Type \*base, const [uint8\\_t](#) \*data, [size\\_t](#) length)  
*Writes to transmitter register using a blocking method.*
- [status\\_t](#) [LPUART\\_ReadBlocking](#) (LPUART\_Type \*base, [uint8\\_t](#) \*data, [size\\_t](#) length)  
*Reads the RX data register using a blocking method.*

### Transactional

- void [LPUART\\_TransferCreateHandle](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [lpuart\\_transfer\\_callback\\_t](#) callback, void \*userData)  
*Initializes the LPUART handle.*
- [status\\_t](#) [LPUART\\_TransferSendNonBlocking](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [lpuart\\_transfer\\_t](#) \*xfer)  
*Transmits a buffer of data using the interrupt method.*
- void [LPUART\\_TransferStartRingBuffer](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [uint8\\_t](#) \*ringBuffer, [size\\_t](#) ringBufferSize)  
*Sets up the RX ring buffer.*
- void [LPUART\\_TransferStopRingBuffer](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle)  
*Abort the background transfer and uninstall the ring buffer.*
- void [LPUART\\_TransferAbortSend](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle)  
*Aborts the interrupt-driven data transmit.*
- [status\\_t](#) [LPUART\\_TransferGetSendCount](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [uint32\\_t](#) \*count)  
*Get the number of bytes that have been written to LPUART TX register.*
- [status\\_t](#) [LPUART\\_TransferReceiveNonBlocking](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [lpuart\\_transfer\\_t](#) \*xfer, [size\\_t](#) \*receivedBytes)  
*Receives a buffer of data using the interrupt method.*
- void [LPUART\\_TransferAbortReceive](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle)  
*Aborts the interrupt-driven data receiving.*
- [status\\_t](#) [LPUART\\_TransferGetReceiveCount](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle, [uint32\\_t](#) \*count)  
*Get the number of bytes that have been received.*
- void [LPUART\\_TransferHandleIRQ](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle)  
*LPUART IRQ handle function.*
- void [LPUART\\_TransferHandleErrorIRQ](#) (LPUART\_Type \*base, [lpuart\\_handle\\_t](#) \*handle)  
*LPUART Error IRQ handle function.*

## 14.6 platform/drivers/pmic/fsl\_pmic.h File Reference

### Data Structures

- struct [pmic\\_version\\_t](#)  
*Structure for ID and Revision of PMIC.*

### Macros

- [#define i2c\\_error\\_flags](#)

## Typedefs

- typedef `uint8_t pmic_id_t`

*This type is used to declare which PMIC to address.*

## Functions

- status\_t `i2c_write_sub` (`uint8_t` device\_addr, `uint8_t` reg, const void \*data, `uint32_t` dataLength)  
*This function is a simple write to an i2c register on the PMIC.*
- status\_t `i2c_write` (`uint8_t` device\_addr, `uint8_t` reg, const void \*data, `uint32_t` dataLength)  
*This function writes an i2c register on the PMIC device with clock management.*
- status\_t `i2c_read_sub` (`uint8_t` device\_addr, `uint8_t` reg, void \*data, `uint32_t` dataLength)  
*This function is a simple read of an i2c register on the PMIC.*
- status\_t `i2c_read` (`uint8_t` device\_addr, `uint8_t` reg, void \*data, `uint32_t` dataLength)  
*This function reads an i2c register on the PMIC device with clock management.*
- status\_t `i2c_j1850_write` (`uint8_t` device\_addr, `uint8_t` reg, const void \*data, `uint8_t` dataLength)
- status\_t `i2c_j1850_read` (`uint8_t` device\_addr, `uint8_t` reg, void \*data, `uint8_t` dataLength)
- `uint8_t pmic_get_device_id` (`uint8_t` address)  
*This function reads the register at address 0x0 for the Device ID.*

## 14.7 platform/drivers/pmic/pf100/fsl\_pf100.h File Reference

### Macros

#### Defines for `pf100_vol_regs_t`

- #define `SW1AB` 0x20U  
*Base register for SW1AB control.*
- #define `SW1C` 0x2EU  
*Base register for SW1C control.*
- #define `SW2` 0x35U  
*Base register for SW2 control.*
- #define `SW3A` 0x3cU  
*Base register for SW3A control.*
- #define `SW3B` 0x43U  
*Base register for SW3B control.*
- #define `SW4` 0x4AU  
*Base register for SW4 control.*
- #define `VGEN1` 0x6CU  
*Base register for VGEN1 control.*
- #define `VGEN2` 0x6DU  
*Base register for VGEN2 control.*
- #define `VGEN3` 0x6EU  
*Base register for VGEN3 control.*
- #define `VGEN4` 0x6FU  
*Base register for VGEN4 control.*
- #define `VGEN5` 0x70U  
*Base register for VGEN5 control.*
- #define `VGEN6` 0x71U

*Base register for VGEN6 control.*

#### Defines for `sw_pmic_mode_t`

- #define `SW_MODE_OFF_STBY_OFF` 0x0U  
*Normal Mode: OFF, Standby Mode: OFF*
- #define `SW_MODE_PWM_STBY_OFF` 0x1U  
*Normal Mode: PWM, Standby Mode: OFF*
- #define `SW_MODE_PFM_STBY_OFF` 0x3U  
*Normal Mode: PFM, Standby Mode: OFF*
- #define `SW_MODE_APS_STBY_OFF` 0x4U  
*Normal Mode: APS, Standby Mode: OFF*
- #define `SW_MODE_PWM_STBY_PWM` 0x5U  
*Normal Mode: PWM, Standby Mode: PWM*
- #define `SW_MODE_PWM_STBY_APS` 0x6U  
*Normal Mode: PWM, Standby Mode: APS*
- #define `SW_MODE_APS_STBY_APS` 0x8U  
*Normal Mode: APS, Standby Mode: APS*
- #define `SW_MODE_APS_STBY_PFM` 0xCU  
*Normal Mode: APS, Standby Mode: PFM*
- #define `SW_MODE_PWM_STBY_PFM` 0xDU  
*Normal Mode: PWM, Standby Mode: PFM*

#### Defines for `vgen_pmic_mode_t`

- #define `VGEN_MODE_OFF` (0x0U << 4U)  
*VGEN always OFF.*
- #define `VGEN_MODE_ON` (0x1U << 4U)  
*VGEN always ON*
- #define `VGEN_MODE_STBY_OFF` (0x3U << 4U)  
*VGEN Run: ON STBY: OFF.*
- #define `VGEN_MODE_LP` (0x5U << 4U)  
*VGEN Run: LPWR STBY: LPWR.*
- #define `VGEN_MODE_LP2` (0x7U << 4U)  
*VGEN Run: LPWR STBY: LPWR.*

#### Defines for `sw_vmode_reg_t`

- #define `SW_RUN_MODE` 0U  
*SW run mode voltage*
- #define `SW_STBY_MODE` 1U  
*SW standby mode voltage.*
- #define `SW_OFF_MODE` 2U  
*SW off/sleep mode voltage.*

## Typedefs

- typedef [uint8\\_t pf100\\_vol\\_regs\\_t](#)  
*This type is used to indicate which register to address.*
- typedef [uint8\\_t sw\\_pmic\\_mode\\_t](#)  
*This type is used to indicate a switching regulator mode.*
- typedef [uint8\\_t vgen\\_pmic\\_mode\\_t](#)  
*This type is used to indicate a VGEN (LDO) regulator mode.*
- typedef [uint8\\_t sw\\_vmode\\_reg\\_t](#)  
*This type encodes which voltage mode register to set when calling [pf100\\_pmic\\_set\\_voltage\(\)](#).*

## Functions

- [pmic\\_version\\_t pf100\\_get\\_pmic\\_version](#) ([pmic\\_id\\_t](#) id)  
*This function returns the device ID and revision for the PF100 PMIC.*
- [sc\\_err\\_t pf100\\_pmic\\_set\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) vol\_mv, [uint32\\_t](#) mode\_to\_set)  
*This function sets the voltage of a corresponding voltage regulator for the PF100 PMIC.*
- [sc\\_err\\_t pf100\\_pmic\\_get\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) \*vol\_mv, [uint32\\_t](#) mode\_to\_get)  
*This function gets the voltage on a corresponding voltage regulator for the PF100 PMIC.*
- [sc\\_err\\_t pf100\\_pmic\\_set\\_mode](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) mode)  
*This function sets the mode of the specified regulator.*
- [uint32\\_t pf100\\_get\\_pmic\\_temp](#) ([pmic\\_id\\_t](#) id)  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- [uint32\\_t pf100\\_set\\_pmic\\_temp\\_alarm](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) temp)  
*This function sets the temp alarm for the PMIC in Celsius.*
- [sc\\_err\\_t pf100\\_pmic\\_register\\_access](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) address, [sc\\_bool\\_t](#) read\_write, [uint8\\_t](#) \*value)
- [sc\\_bool\\_t pf100\\_pmic\\_irq\\_service](#) ([pmic\\_id\\_t](#) id)  
*This function services the interrupt for the temp alarm.*

## 14.8 platform/drivers/pmic/pf8100/fsl\_pf8100.h File Reference

### Macros

- #define [I2C\\_WRITE](#) [i2c\\_write](#)
- #define [I2C\\_READ](#) [i2c\\_read](#)

### Defines for pf8100\_vregs\_t

- #define [PF8100\\_SW1](#) 0x4DU  
*Base register for SW1 regulator control.*
- #define [PF8100\\_SW2](#) 0x55U  
*Base register for SW2 regulator control.*
- #define [PF8100\\_SW3](#) 0x5DU  
*Base register for SW3 regulator control.*
- #define [PF8100\\_SW4](#) 0x65U  
*Base register for SW4 regulator control.*

- #define **PF8100\_SW5** 0x6DU  
*Base register for SW5 regulator control.*
- #define **PF8100\_SW6** 0x75U  
*Base register for SW6 regulator control.*
- #define **PF8100\_SW7** 0x7DU  
*Base register for SW7 regulator control.*
- #define **PF8100\_LDO1** 0x85U  
*Base register for LDO1 regulator control.*
- #define **PF8100\_LDO2** 0x8BU  
*Base register for LDO2 regulator control.*
- #define **PF8100\_LDO3** 0x91U  
*Base register for LDO3 regulator control.*
- #define **PF8100\_LDO4** 0x97U  
*Base register for LDO4 regulator control.*

#### Defines for **sw\_mode\_t**

- #define **SW\_RUN\_OFF** 0x0U  
*Run mode: OFF.*
- #define **SW\_RUN\_PWM** 0x1U  
*Run mode: PWM.*
- #define **SW\_RUN\_PFM** 0x2U  
*Run mode: PFM.*
- #define **SW\_RUN\_ASM** 0x3U  
*Run mode: ASM.*
- #define **SW\_STBY\_OFF** (0x0U << 2U)  
*Standby mode: OFF.*
- #define **SW\_STBY\_PWM** (0x1U << 2U)  
*Standby mode: PWM.*
- #define **SW\_STBY\_PFM** (0x2U << 2U)  
*Standby mode: PFM.*
- #define **SW\_STBY\_ASM** (0x3U << 2U)  
*Standby mode: ASM.*

#### Defines for **ldo\_mode\_t**

- #define **RUN\_OFF\_STBY\_OFF** 0x0U  
*Run mode: OFF, Standby mode: OFF.*
- #define **RUN\_OFF\_STBY\_EN** 0x1U  
*Run mode: OFF, Standby mode: ON*
- #define **RUN\_EN\_STBY\_OFF** 0x2U  
*Run mode: ON, Standby mode: OFF.*
- #define **RUN\_EN\_STBY\_EN** 0x3U  
*Run mode: ON, Standby mode: ON*
- #define **VSELECT\_EN** 0x8U  
*Enable VSELECT input pin for LDO 2 only.*

#### Defines for **vmode\_reg\_t**

- #define **REG\_STBY\_MODE** 0U
- #define **REG\_RUN\_MODE** 1U

## Typedefs

- typedef [uint8\\_t pf8100\\_vregs\\_t](#)  
*This type is used to indicate which register to address.*
- typedef [uint8\\_t sw\\_mode\\_t](#)  
*This type is used to indicate a switching regulator mode.*
- typedef [uint8\\_t ldo\\_mode\\_t](#)  
*This type is used to indicate an LDO regulator mode.*
- typedef [uint8\\_t vmode\\_reg\\_t](#)  
*This type is used to indicate a Switching regulator voltage setpoint.*

## Functions

- [pmic\\_version\\_t pf8100\\_get\\_pmic\\_version](#) ([pmic\\_id\\_t](#) id)  
*This function returns the device ID and revision for the PF8100 PMIC.*
- [sc\\_err\\_t pf8100\\_pmic\\_set\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) vol\_mv, [uint32\\_t](#) mode\_to\_set)  
*This function sets the voltage of a corresponding voltage regulator for the PF8100 PMIC.*
- [sc\\_err\\_t pf8100\\_pmic\\_get\\_voltage](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) \*vol\_mv, [uint32\\_t](#) mode\_to\_get)  
*This function gets the voltage on a corresponding voltage regulator for the PF8100 PMIC.*
- [sc\\_err\\_t pf8100\\_pmic\\_set\\_mode](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) mode)  
*This function sets the mode of the specified regulator.*
- [sc\\_err\\_t pf8100\\_pmic\\_get\\_mode](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) pmic\_reg, [uint32\\_t](#) \*mode)  
*This function gets the mode of the specified regulator.*
- [uint32\\_t pf8100\\_get\\_pmic\\_temp](#) ([pmic\\_id\\_t](#) id)  
*This function gets the current PMIC temperature as sensed by the PMIC temperature sensor.*
- [uint32\\_t pf8100\\_set\\_pmic\\_temp\\_alarm](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) temp)  
*This function sets the temp alarm for the PMIC in Celsius.*
- [sc\\_err\\_t pf8100\\_pmic\\_register\\_access](#) ([pmic\\_id\\_t](#) id, [uint32\\_t](#) address, [sc\\_bool\\_t](#) read\_write, [uint8\\_t](#) \*value)
- [sc\\_bool\\_t pf8100\\_pmic\\_irq\\_service](#) ([pmic\\_id\\_t](#) id)  
*This function services the interrupt for the temp alarm.*

## 14.9 platform/drivers/snvs/fsl\_snvs.h File Reference

### Macros

#### Defines for snvs\_btn\_config\_t

- #define **SNVS\_DRV\_BTN\_CONFIG\_ACTIVELOW** 0U
- #define **SNVS\_DRV\_BTN\_CONFIG\_ACTIVEHIGH** 1U
- #define **SNVS\_DRV\_BTN\_CONFIG\_RISINGEDGE** 2U
- #define **SNVS\_DRV\_BTN\_CONFIG\_FALLINGEDGE** 3U
- #define **SNVS\_DRV\_BTN\_CONFIG\_ANYEDGE** 4U

#### Defines for snvs\_btn\_on\_time\_t

- #define **SNVS\_DRV\_BTN\_ON\_50MS** 0U
- #define **SNVS\_DRV\_BTN\_ON\_100MS** 1U

- `#define SNVS_DRV_BTN_ON_500MS` 2U
- `#define SNVS_DRV_BTN_ON_0MS` 3U

#### Defines for `snvs_btn_debounce_t`

- `#define SNVS_DRV_BTN_DEBOUNCE_50MS` 0U
- `#define SNVS_DRV_BTN_DEBOUNCE_100MS` 1U
- `#define SNVS_DRV_BTN_DEBOUNCE_500MS` 2U
- `#define SNVS_DRV_BTN_DEBOUNCE_0MS` 3U

#### Defines for `snvs_btn_press_time_t`

- `#define SNVS_DRV_BTN_PRESS_5S` 0U
- `#define SNVS_DRV_BTN_PRESS_10S` 1U
- `#define SNVS_DRV_BTN_PRESS_15S` 2U
- `#define SNVS_DRV_BTN_PRESS_OFF` 3U

### Typedefs

- typedef [uint8\\_t snvs\\_btn\\_config\\_t](#)  
*This type is used configure the button active state.*
- typedef [uint8\\_t snvs\\_btn\\_on\\_time\\_t](#)  
*This type is used configure the button on time.*
- typedef [uint8\\_t snvs\\_btn\\_debounce\\_t](#)  
*This type is used configure the button debounce time.*
- typedef [uint8\\_t snvs\\_btn\\_press\\_time\\_t](#)  
*This type is used configure the button press time.*

### Functions

#### Initialization Functions

- void **SNVS\_Init** (boot\_phase\_t phase)

#### SRTC Functions

- [sc\\_err\\_t snvs\\_err](#)  
*SNVS error return.*
- void **SNVS\_PowerOff** (void)  
*Power off system.*
- void **SNVS\_SetSecureRtc** ([uint32\\_t](#) seconds)  
*Set the secure RTC.*
- void **SNVS\_GetSecureRtc** ([uint32\\_t](#) \*seconds)  
*Get the secure RTC.*
- void **SNVS\_SetSecureRtcCalb** ([int8\\_t](#) count)  
*Set the secure RTC calibration value.*
- void **SNVS\_GetSecureRtcCalb** ([int8\\_t](#) \*count)

- Get the secure RTC calibration value.*

  - void [SNVS\\_SetSecureRtcAlarm](#) (uint32\_t seconds)
- Set secure RTC alarm.*

  - void [SNVS\\_GetSecureRtcAlarm](#) (uint32\_t \*seconds)
- Get secure RTC alarm.*

  - void [SNVS\\_SetRtc](#) (uint32\_t seconds)
- Set the RTC.*

  - void [SNVS\\_GetRtc](#) (uint32\_t \*seconds)
- Get the RTC.*

  - void [SNVS\\_SetRtcCalb](#) (int8\_t count)
- Set the RTC calibration value.*

  - void [SNVS\\_SetRtcAlarm](#) (uint32\_t seconds)
- Set RTC alarm.*

  - void [SNVS\\_GetRtcAlarm](#) (uint32\_t \*seconds)
- Get RTC alarm.*

  - void [SNVS\\_ConfigButton](#) (snvs\_btn\_config\_t config, sc\_bool\_t enable)
- Configure the ON/OFF button.*

  - void [SNVS\\_ButtonTime](#) (snvs\_btn\_on\_time\_t on, snvs\_btn\_debounce\_t debounce, snvs\_btn\_press\_time\_t press)
- Configure the ON/OFF button timing parameters.*

  - sc\_bool\_t [SNVS\\_GetButtonStatus](#) (void)
- Get button status.*

  - void [SNVS\\_ClearButtonIRQ](#) (void)
- Clear button IRQ.*

  - void [SNVS\\_EnterLPM](#) (void)
- Enter low power mode.*

  - void [SNVS\\_ExitLPM](#) (void)
- Exit low power mode.*

  - uint32\_t [SNVS\\_GetState](#) (void)
- Get the SNVS System Security Monitor State (SSM).*

  - void [SNVS\\_SecurityViolation\\_IRQHandler](#) (void)
- SNVS security violation IRQ handler.*

  - void [SNVS\\_PowerOff\\_IRQHandler](#) (void)
- SNVS power off IRQ handler.*

  - uint32\_t [SNVS\\_ReadGP](#) (uint8\_t idx)
- Read a GP register.*

  - void [SNVS\\_WriteGP](#) (uint8\_t idx, uint32\_t val)
- Write a GP register.*

## 14.10 platform/drivers/wdog32/fsl\_wdog32.h File Reference

### Data Structures

- struct [wdog32\\_work\\_mode\\_t](#)

*Defines WDOG32 work mode.*
- struct [wdog32\\_config\\_t](#)

*Describes WDOG32 configuration structure.*



## Macros

### Driver version

- #define `FSL_WDOG32_DRIVER_VERSION` (MAKE\_VERSION(2, 0, 0))  
*WDOG32 driver version 2.0.0.*

## Enumerations

- enum `wdog32_clock_source_t` { `kWDOG32_ClockSource0` = 0U, `kWDOG32_ClockSource1` = 1U, `kWDOG32_ClockSource2` = 2U, `kWDOG32_ClockSource3` = 3U }  
*Describes WDOG32 clock source.*
- enum `wdog32_clock_prescaler_t` { `kWDOG32_ClockPrescalerDivide1` = 0x0U, `kWDOG32_ClockPrescalerDivide256` = 0x1U }  
*Describes the selection of the clock prescaler.*
- enum `wdog32_test_mode_t` { `kWDOG32_TestModeDisabled` = 0U, `kWDOG32_UserModeEnabled` = 1U, `kWDOG32_LowByteTest` = 2U, `kWDOG32_HighByteTest` = 3U }  
*Describes WDOG32 test mode.*
- enum `_wdog32_interrupt_enable_t` { `kWDOG32_InterruptEnable` = `WDOG_CS_INT_MASK` }  
*WDOG32 interrupt configuration structure.*
- enum `_wdog32_status_flags_t` { `kWDOG32_RunningFlag` = `WDOG_CS_EN_MASK`, `kWDOG32_InterruptFlag` = `WDOG_CS_FLG_MASK` }  
*WDOG32 status flags.*

## Functions

### WDOG32 Initialization and De-initialization

- void `WDOG32_GetDefaultConfig` (`wdog32_config_t` \*config)  
*Initializes the WDOG32 configuration structure.*
- void `WDOG32_Init` (`WDOG_Type` \*base, const `wdog32_config_t` \*config)  
*Initializes the WDOG32 module.*
- void `WDOG32_Deinit` (`WDOG_Type` \*base)  
*De-initializes the WDOG32 module.*

### WDOG32 functional Operation

- static void `WDOG32_Enable` (`WDOG_Type` \*base)  
*Enables the WDOG32 module.*
- static void `WDOG32_Disable` (`WDOG_Type` \*base)  
*Disables the WDOG32 module.*
- static void `WDOG32_EnableInterrupts` (`WDOG_Type` \*base, `uint32_t` mask)  
*Enables the WDOG32 interrupt.*
- static void `WDOG32_DisableInterrupts` (`WDOG_Type` \*base, `uint32_t` mask)  
*Disables the WDOG32 interrupt.*
- static `uint32_t` `WDOG32_GetStatusFlags` (`WDOG_Type` \*base)  
*Gets the WDOG32 all status flags.*
- void `WDOG32_ClearStatusFlags` (`WDOG_Type` \*base, `uint32_t` mask)  
*Clears the WDOG32 flag.*
- static void `WDOG32_SetTimeoutValue` (`WDOG_Type` \*base, `uint16_t` timeoutCount)

- *Sets the WDOG32 timeout value.*
- static void [WDOG32\\_SetWindowValue](#) (WDOG\_Type \*base, [uint16\\_t](#) windowValue)
- *Sets the WDOG32 window value.*
- static void [WDOG32\\_Unlock](#) (WDOG\_Type \*base)
- *Unlocks the WDOG32 register written.*
- static void [WDOG32\\_Refresh](#) (WDOG\_Type \*base)
- *Refreshes the WDOG32 timer.*
- static [uint16\\_t](#) [WDOG32\\_GetCounterValue](#) (WDOG\_Type \*base)
- *Gets the WDOG32 counter value.*

## 14.11 platform/main/board.h File Reference

Header file containing the board API.

### Macros

- #define **BOARD\_PARM\_RTN\_NOT\_USED** 0U
- #define **BOARD\_PARM\_RTN\_USED** 1U
- #define **BOARD\_PARM\_RTN\_EXTERNAL** 2U
- #define **BOARD\_PARM\_RTN\_INTERNAL** 3U
- #define [BOARD\\_PARM\\_KS1\\_RETENTION\\_DISABLE](#) 0U
- *Disable retention during KS1.*
- #define [BOARD\\_PARM\\_KS1\\_RETENTION\\_ENABLE](#) 1U
- *Enable retention during KS1.*
- #define [BOARD\\_PARM\\_KS1\\_ONOFF\\_WAKE\\_DISABLE](#) 0U
- *Disable ONOFF wakeup during KS1.*
- #define [BOARD\\_PARM\\_KS1\\_ONOFF\\_WAKE\\_ENABLE](#) 1U
- *Enable ONOFF wakeup during KS1.*

### Macros for DCD processing

- #define **DATA4**(A, V) \*((volatile [uint32\\_t](#)\*)(A)) = U32(V)
- #define **SET\_BIT4**(A, V) \*((volatile [uint32\\_t](#)\*)(A)) |= U32(V)
- #define **CLR\_BIT4**(A, V) \*((volatile [uint32\\_t](#)\*)(A)) &= ~(U32(V))
- #define **CHECK\_BITS\_SET4**(A, M)
- #define **CHECK\_BITS\_CLR4**(A, M)
- #define **CHECK\_ANY\_BIT\_SET4**(A, M)
- #define **CHECK\_ANY\_BIT\_CLR4**(A, M)

### Macro for debug of board calls

- #define **BRD\_ERR**(X)

### Typedefs

- typedef [uint32\\_t](#) [board\\_parm\\_rtn\\_t](#)
- *Board config parameter returns.*

## Enumerations

- enum `board_parm_t` {  
`BOARD_PARM_PCIE_PLL` = 0, `BOARD_PARM_KS1_RESUME_USEC` = 1, `BOARD_PARM_KS1_RETENTION`  
= 2, `BOARD_PARM_KS1_ONOFF_WAKE` = 3,  
`BOARD_PARM_REBOOT_TIME` = 4, `BOARD_PARM_DC0_PLL0_SSC` = 5, `BOARD_PARM_DC0_PLL1_SSC`  
= 6, `BOARD_PARM_DC1_PLL0_SSC` = 7,  
`BOARD_PARM_DC1_PLL1_SSC` = 8 }  
*Board config parameter types.*
- enum `sc_bfault_t` {  
`BOARD_BFAULT_COMMON` = 0, `BOARD_BFAULT_CPU` = 1, `BOARD_BFAULT_EXIT` = 2, `BOARD_BFAULT_DDR_RET`  
= 3,  
`BOARD_BFAULT_REBOOT` = 4, `BOARD_BFAULT_BAD_CONTAINER` = 5 }  
*Board fault types.*
- enum `board_reboot_to_t` { `BOARD_REBOOT_TO_NONE` = 0, `BOARD_REBOOT_TO_FORCE` = 1,  
`BOARD_REBOOT_TO_FAULT` = 2 }  
*Board reboot timeout actions.*
- enum `board_cpu_rst_ev_t` { `BOARD_CPU_RESET_SELF` = 0, `BOARD_CPU_RESET_WDOG` = 1, `BOARD_←`  
`CPU_RESET_LOCKUP` = 2, `BOARD_CPU_RESET_MEM_ERR` = 3 }  
*Board reset event types for CPUs.*
- enum `board_ddr_action_t` {  
`BOARD_DDR_COLD_INIT` = 0, `BOARD_DDR_PERIODIC` = 1, `BOARD_DDR_SR_DRC_ON_ENTER` = 2,  
`BOARD_DDR_SR_DRC_ON_EXIT` = 3,  
`BOARD_DDR_SR_DRC_OFF_ENTER` = 4, `BOARD_DDR_SR_DRC_OFF_EXIT` = 5, `BOARD_DDR_PERIODIC_HALT`  
= 6, `BOARD_DDR_PERIODIC_RESTART` = 7,  
`BOARD_DDR_DERATE_PERIODIC` = 8 }  
*DDR actions (power state transitions, etc.)*

## Functions

### Initialization Functions

- void `board_init` (boot\_phase\_t phase)  
*This function initializes the board.*
- LPUART\_Type \* `board_get_debug_uart` (uint8\_t \*inst, uint32\_t \*baud)  
*This function returns the debug UART info.*
- void `board_config_debug_uart` (sc\_bool\_t early\_phase)  
*This function initializes the debug UART.*
- void `board_disable_debug_uart` (void)  
*This function powers off the debug UART.*
- void `board_config_sc` (sc\_rm\_pt\_t pt\_sc)  
*This function configures SCU resources.*
- `board_parm_rtn_t` `board_parameter` (board\_parm\_t parm)  
*This function returns board configuration info.*
- sc\_bool\_t `board_rsrc_avail` (sc\_rsrc\_t rsrc)  
*This function returns resource availability info.*
- sc\_err\_t `board_init_ddr` (sc\_bool\_t early, sc\_bool\_t ddr\_initialized)  
*This function initializes DDR.*
- sc\_err\_t `board_ddr_config` (bool rom\_caller, board\_ddr\_action\_t action)  
*This function configures the DDR.*
- sc\_err\_t `board_system_config` (sc\_bool\_t early, sc\_rm\_pt\_t pt\_boot)  
*This function allows the board file to do SCFW configuration.*

- `sc_bool_t board_early_cpu (sc_rsrc_t cpu)`  
*This function returns SC\_TRUE for early CPUs.*

## Power Functions

- void `board_set_power_mode (sc_sub_t ss, uint8_t pd, sc_pm_power_mode_t from_mode, sc_pm_power_mode_t to_mode)`  
*This function transitions the power state for an external board- level supply which goes to the i.MX8.*
- `sc_err_t board_set_voltage (sc_sub_t ss, uint32_t new_volt, uint32_t old_volt)`  
*This function sets the voltage for a PMIC controlled SS.*
- `sc_err_t board_trans_resource_power (sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx, sc_pm_power_mode_t from_mode, sc_pm_power_mode_t to_mode)`  
*This function transitions the power state for an external board- level supply which goes to a board component.*
- void `board_rsrc_reset (sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx)`  
*This function resets a board resource.*

## Misc Functions

- `sc_err_t board_power (sc_pm_power_mode_t mode)`  
*This function is used to set the board power.*
- `sc_err_t board_reset (sc_pm_reset_type_t type, sc_pm_reset_reason_t reason, sc_rm_pt_t pt)`  
*This function is used to reset the system.*
- void `board_cpu_reset (sc_rsrc_t resource, board_cpu_rst_ev_t reset_event, sc_rm_pt_t pt)`  
*This function is called when a CPU encounters a reset event.*
- void `board_reboot_part (sc_rm_pt_t pt, sc_pm_reset_type_t *type, sc_pm_reset_reason_t *reason, sc_pm_power_mode_t *mode, uint32_t *mask)`  
*This function is called when a partition reboot is requested.*
- void `board_reboot_part_cont (sc_rm_pt_t pt, sc_rsrc_t *boot_cpu, sc_rsrc_t *boot_mu, sc_rsrc_t *boot_dev, sc_faddr_t *boot_addr)`  
*This function is called when a partition reboot is has powered off the partition but has not yet powered it back on.*
- `board_reboot_to_t board_reboot_timeout (sc_rm_pt_t pt)`  
*This function is called when a partition reboot times out.*
- void `board_panic (sc_dsc_t dsc)`  
*This function is called when a DSC reports a panic temp alarm.*
- void `board_fault (sc_bool_t restarted, sc_bfault_t reason, sc_rm_pt_t pt)`  
*This function is called when a fault is detected or the SCFW returns from main().*
- void `board_security_violation (void)`  
*This function is called when a security violation is reported by the SECO or SNVS.*
- `sc_bool_t board_get_button_status (void)`  
*This function is used to return the current status of the ON/OFF button.*
- `sc_err_t board_set_control (sc_rsrc_t resource, sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx, uint32_t ctrl, uint32_t val)`  
*This function sets a miscellaneous control value.*
- `sc_err_t board_get_control (sc_rsrc_t resource, sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx, uint32_t ctrl, uint32_t *val)`  
*This function gets a miscellaneous control value.*
- void `board_tick (uint16_t msec)`  
*This function is called periodically to tick the board.*
- `sc_err_t board_ioctl (sc_rm_pt_t caller_pt, sc_rsrc_t mu, uint32_t *parm1, uint32_t *parm2, uint32_t *parm3)`  
*This function is called when `sc_misc_board_ioctl()` is called.*
- void `PMIC_IRQHandler (void)`  
*Interrupt handler for the PMIC.*
- void `SNVS_Button_IRQHandler (void)`  
*Interrupt handler for the SNVS button.*

## Variables

- `const sc_rm_idx_t board_num_rsrc`  
*External variable for accessing the number of board resources.*
- `const sc_rsrc_map_t board_rsrc_map [BRD_NUM_RSRC_BRD]`  
*External variable for accessing the board resource map.*
- `const uint32_t board_ddr_period_ms`  
*External variable for specing DDR periodic training.*
- `const uint32_t board_ddr_derate_period_ms`  
*External variable for DDR periodic derate.*

### 14.11.1 Detailed Description

Header file containing the board API.

## 14.12 platform/main/ipc.h File Reference

Header file for the IPC implementation.

## Functions

- `sc_err_t sc_ipc_open (sc_ipc_t *ipc, sc_ipc_id_t id)`  
*This function opens an IPC channel.*
- `void sc_ipc_close (sc_ipc_t ipc)`  
*This function closes an IPC channel.*
- `void sc_ipc_read (sc_ipc_t ipc, void *data)`  
*This function reads a message from an IPC channel.*
- `void sc_ipc_write (sc_ipc_t ipc, const void *data)`  
*This function writes a message to an IPC channel.*

### 14.12.1 Detailed Description

Header file for the IPC implementation.

### 14.12.2 Function Documentation

#### 14.12.2.1 sc\_ipc\_open()

```
sc_err_t sc_ipc_open (
 sc_ipc_t * ipc,
 sc_ipc_id_t id)
```

This function opens an IPC channel.

**Parameters**

|     |            |                               |
|-----|------------|-------------------------------|
| out | <i>ipc</i> | return pointer for ipc handle |
| in  | <i>id</i>  | id of channel to open         |

**Returns**

Returns an error code (SC\_ERR\_NONE = success, SC\_ERR\_IPC otherwise).

The *id* parameter is implementation specific. Could be an MU address, pointer to a driver path, channel index, etc.

**14.12.2.2 sc\_ipc\_close()**

```
void sc_ipc_close (
 sc_ipc_t ipc)
```

This function closes an IPC channel.

**Parameters**

|    |            |                        |
|----|------------|------------------------|
| in | <i>ipc</i> | id of channel to close |
|----|------------|------------------------|

**14.12.2.3 sc\_ipc\_read()**

```
void sc_ipc_read (
 sc_ipc_t ipc,
 void * data)
```

This function reads a message from an IPC channel.

**Parameters**

|     |             |                                   |
|-----|-------------|-----------------------------------|
| in  | <i>ipc</i>  | id of channel read from           |
| out | <i>data</i> | pointer to message buffer to read |

This function will block if no message is available to be read.

**14.12.2.4 sc\_ipc\_write()**

```
void sc_ipc_write (
 sc_ipc_t ipc,
 const void * data)
```

This function writes a message to an IPC channel.

## Parameters

|    |             |                                    |
|----|-------------|------------------------------------|
| in | <i>ipc</i>  | id of channel to write to          |
| in | <i>data</i> | pointer to message buffer to write |

This function will block if the outgoing buffer is full.

## 14.13 platform/main/types.h File Reference

Header file containing types used across multiple service APIs.

### Macros

- **#define SCFW\_API\_VERSION** 100U
- **#define SC\_R\_NONE** 0xFFFF0U  
*Define for ATF/Linux.*
- **#define SC\_C\_TEMP** 0U  
*Defines for sc\_ctrl\_t.*
- **#define SC\_C\_TEMP\_HI** 1U
- **#define SC\_C\_TEMP\_LOW** 2U
- **#define SC\_C\_PXL\_LINK\_MST1\_ADDR** 3U
- **#define SC\_C\_PXL\_LINK\_MST2\_ADDR** 4U
- **#define SC\_C\_PXL\_LINK\_MST\_ENB** 5U
- **#define SC\_C\_PXL\_LINK\_MST1\_ENB** 6U
- **#define SC\_C\_PXL\_LINK\_MST2\_ENB** 7U
- **#define SC\_C\_PXL\_LINK\_SLV1\_ADDR** 8U
- **#define SC\_C\_PXL\_LINK\_SLV2\_ADDR** 9U
- **#define SC\_C\_PXL\_LINK\_MST\_VLD** 10U
- **#define SC\_C\_PXL\_LINK\_MST1\_VLD** 11U
- **#define SC\_C\_PXL\_LINK\_MST2\_VLD** 12U
- **#define SC\_C\_SINGLE\_MODE** 13U
- **#define SC\_C\_ID** 14U
- **#define SC\_C\_PXL\_CLK\_POLARITY** 15U
- **#define SC\_C\_LINESTATE** 16U
- **#define SC\_C\_PCIE\_G\_RST** 17U
- **#define SC\_C\_PCIE\_BUTTON\_RST** 18U
- **#define SC\_C\_PCIE\_PERST** 19U
- **#define SC\_C\_PHY\_RESET** 20U
- **#define SC\_C\_PXL\_LINK\_RATE\_CORRECTION** 21U
- **#define SC\_C\_PANIC** 22U
- **#define SC\_C\_PRIORITY\_GROUP** 23U
- **#define SC\_C\_TXCLK** 24U
- **#define SC\_C\_CLKDIV** 25U
- **#define SC\_C\_DISABLE\_50** 26U
- **#define SC\_C\_DISABLE\_125** 27U
- **#define SC\_C\_SEL\_125** 28U
- **#define SC\_C\_MODE** 29U
- **#define SC\_C\_SYNC\_CTRL0** 30U

- #define **SC\_C\_KACHUNK\_CNT** 31U
- #define **SC\_C\_KACHUNK\_SEL** 32U
- #define **SC\_C\_SYNC\_CTRL1** 33U
- #define **SC\_C\_DPI\_RESET** 34U
- #define **SC\_C\_MIPI\_RESET** 35U
- #define **SC\_C\_DUAL\_MODE** 36U
- #define **SC\_C\_VOLTAGE** 37U
- #define **SC\_C\_PXL\_LINK\_SEL** 38U
- #define **SC\_C\_OFS\_SEL** 39U
- #define **SC\_C\_OFS\_AUDIO** 40U
- #define **SC\_C\_OFS\_PERIPH** 41U
- #define **SC\_C\_OFS\_IRQ** 42U
- #define **SC\_C\_RST0** 43U
- #define **SC\_C\_RST1** 44U
- #define **SC\_C\_SEL0** 45U
- #define **SC\_C\_CALIB0** 46U
- #define **SC\_C\_CALIB1** 47U
- #define **SC\_C\_CALIB2** 48U
- #define **SC\_C\_IPG\_DEBUG** 49U
- #define **SC\_C\_IPG\_DOZE** 50U
- #define **SC\_C\_IPG\_WAIT** 51U
- #define **SC\_C\_IPG\_STOP** 52U
- #define **SC\_C\_IPG\_STOP\_MODE** 53U
- #define **SC\_C\_IPG\_STOP\_ACK** 54U
- #define **SC\_C\_SYNC\_CTRL** 55U
- #define **SC\_C\_LAST** 56U
- #define **SC\_P\_ALL** ((**sc\_pad\_t**) UINT16\_MAX)

*All pads.*

#### Defines for common frequencies

- #define **SC\_32KHZ** 32768U  
32KHz
- #define **SC\_10MHZ** 10000000U  
10MHz
- #define **SC\_16MHZ** 16000000U  
16MHz
- #define **SC\_20MHZ** 20000000U  
20MHz
- #define **SC\_25MHZ** 25000000U  
25MHz
- #define **SC\_27MHZ** 27000000U  
27MHz
- #define **SC\_40MHZ** 40000000U  
40MHz
- #define **SC\_45MHZ** 45000000U  
45MHz
- #define **SC\_50MHZ** 50000000U  
50MHz
- #define **SC\_60MHZ** 60000000U  
60MHz
- #define **SC\_66MHZ** 66666666U



- 66MHz
  - #define SC\_74MHZ 74250000U
- 74.25MHz
  - #define SC\_80MHZ 80000000U
- 80MHz
  - #define SC\_83MHZ 83333333U
- 83MHz
  - #define SC\_84MHZ 84375000U
- 84.37MHz
  - #define SC\_100MHZ 100000000U
- 100MHz
  - #define SC\_125MHZ 125000000U
- 125MHz
  - #define SC\_133MHZ 133333333U
- 133MHz
  - #define SC\_135MHZ 135000000U
- 135MHz
  - #define SC\_150MHZ 150000000U
- 150MHz
  - #define SC\_160MHZ 160000000U
- 160MHz
  - #define SC\_166MHZ 166666666U
- 166MHz
  - #define SC\_175MHZ 175000000U
- 175MHz
  - #define SC\_180MHZ 180000000U
- 180MHz
  - #define SC\_200MHZ 200000000U
- 200MHz
  - #define SC\_250MHZ 250000000U
- 250MHz
  - #define SC\_266MHZ 266666666U
- 266MHz
  - #define SC\_300MHZ 300000000U
- 300MHz
  - #define SC\_312MHZ 312500000U
- 312.5MHz
  - #define SC\_320MHZ 320000000U
- 320MHz
  - #define SC\_325MHZ 325000000U
- 325MHz
  - #define SC\_333MHZ 333333333U
- 333MHz
  - #define SC\_350MHZ 350000000U
- 350MHz
  - #define SC\_372MHZ 372000000U
- 372MHz
  - #define SC\_375MHZ 375000000U
- 375MHz
  - #define SC\_400MHZ 400000000U
- 400MHz
  - #define SC\_500MHZ 500000000U
- 500MHz
  - #define SC\_594MHZ 594000000U
- 594MHz

- #define SC\_625MHZ 625000000U  
625MHz
- #define SC\_640MHZ 640000000U  
640MHz
- #define SC\_648MHZ 648000000U  
648MHz
- #define SC\_650MHZ 650000000U  
650MHz
- #define SC\_667MHZ 666666667U  
667MHz
- #define SC\_675MHZ 675000000U  
675MHz
- #define SC\_700MHZ 700000000U  
700MHz
- #define SC\_720MHZ 720000000U  
720MHz
- #define SC\_750MHZ 750000000U  
750MHz
- #define SC\_753MHZ 753000000U  
753MHz
- #define SC\_793MHZ 793000000U  
793MHz
- #define SC\_800MHZ 800000000U  
800MHz
- #define SC\_850MHZ 850000000U  
850MHz
- #define SC\_858MHZ 858000000U  
858MHz
- #define SC\_900MHZ 900000000U  
900MHz
- #define SC\_953MHZ 953000000U  
953MHz
- #define SC\_963MHZ 963000000U  
963MHz
- #define SC\_1000MHZ 1000000000U  
1GHz
- #define SC\_1060MHZ 1060000000U  
1.06GHz
- #define SC\_1068MHZ 1068000000U  
1.068GHz
- #define SC\_1121MHZ 1121000000U  
1.121GHz
- #define SC\_1173MHZ 1173000000U  
1.173GHz
- #define SC\_1188MHZ 1188000000U  
1.188GHz
- #define SC\_1260MHZ 1260000000U  
1.26GHz
- #define SC\_1278MHZ 1278000000U  
1.278GHz
- #define SC\_1280MHZ 1280000000U  
1.28GHz
- #define SC\_1300MHZ 1300000000U  
1.3GHz
- #define SC\_1313MHZ 1313000000U

- 1.313GHz
- #define SC\_1345MHZ 1345000000U
- 1.345GHz
- #define SC\_1400MHZ 1400000000U
- 1.4GHz
- #define SC\_1500MHZ 1500000000U
- 1.5GHz
- #define SC\_1600MHZ 1600000000U
- 1.6GHz
- #define SC\_1800MHZ 1800000000U
- 1.8GHz
- #define SC\_2000MHZ 2000000000U
- 2.0GHz
- #define SC\_2112MHZ 2112000000U
- 2.12GHz

#### Defines for 24M related frequencies

- #define SC\_8MHZ 8000000U
- 8MHz
- #define SC\_12MHZ 12000000U
- 12MHz
- #define SC\_19MHZ 19800000U
- 19.8MHz
- #define SC\_24MHZ 24000000U
- 24MHz
- #define SC\_48MHZ 48000000U
- 48MHz
- #define SC\_120MHZ 120000000U
- 120MHz
- #define SC\_132MHZ 132000000U
- 132MHz
- #define SC\_144MHZ 144000000U
- 144MHz
- #define SC\_192MHZ 192000000U
- 192MHz
- #define SC\_211MHZ 211200000U
- 211.2MHz
- #define SC\_240MHZ 240000000U
- 240MHz
- #define SC\_264MHZ 264000000U
- 264MHz
- #define SC\_352MHZ 352000000U
- 352MHz
- #define SC\_360MHZ 360000000U
- 360MHz
- #define SC\_384MHZ 384000000U
- 384MHz
- #define SC\_396MHZ 396000000U
- 396MHz
- #define SC\_432MHZ 432000000U
- 432MHz
- #define SC\_480MHZ 480000000U
- 480MHz

- #define [SC\\_600MHZ](#) 600000000U  
600MHz
- #define [SC\\_744MHZ](#) 744000000U  
744MHz
- #define [SC\\_792MHZ](#) 792000000U  
792MHz
- #define [SC\\_864MHZ](#) 864000000U  
864MHz
- #define [SC\\_960MHZ](#) 960000000U  
960MHz
- #define [SC\\_1056MHZ](#) 1056000000U  
1056MHz
- #define [SC\\_1104MHZ](#) 1104000000U  
1104MHz
- #define [SC\\_1200MHZ](#) 1200000000U  
1.2GHz
- #define [SC\\_1464MHZ](#) 1464000000U  
1.464GHz
- #define [SC\\_2400MHZ](#) 2400000000U  
2.4GHz

#### Defines for A/V related frequencies

- #define [SC\\_62MHZ](#) 62937500U  
62.9375MHz
- #define [SC\\_755MHZ](#) 755250000U  
755.25MHz

#### Defines for type widths

- #define [SC\\_BOOL\\_W](#) 1U  
*Width of `sc_bool_t`.*
- #define [SC\\_ERR\\_W](#) 4U  
*Width of `sc_err_t`.*
- #define [SC\\_RSRC\\_W](#) 10U  
*Width of `sc_rsrc_t`.*
- #define [SC\\_CTRL\\_W](#) 6U  
*Width of `sc_ctrl_t`.*

#### Defines for `sc_bool_t`

- #define [SC\\_FALSE](#) (([sc\\_bool\\_t](#)) 0U)  
*False.*
- #define [SC\\_TRUE](#) (([sc\\_bool\\_t](#)) 1U)  
*True.*

#### Defines for `sc_err_t`.

- #define [SC\\_ERR\\_NONE](#) 0U  
*Success.*
- #define [SC\\_ERR\\_VERSION](#) 1U  
*Incompatible API version.*

- #define **SC\_ERR\_CONFIG** 2U  
*Configuration error.*
- #define **SC\_ERR\_PARM** 3U  
*Bad parameter.*
- #define **SC\_ERR\_NOACCESS** 4U  
*Permission error (no access)*
- #define **SC\_ERR\_LOCKED** 5U  
*Permission error (locked)*
- #define **SC\_ERR\_UNAVAILABLE** 6U  
*Unavailable (out of resources)*
- #define **SC\_ERR\_NOTFOUND** 7U  
*Not found.*
- #define **SC\_ERR\_NOPOWER** 8U  
*No power.*
- #define **SC\_ERR\_IPC** 9U  
*Generic IPC error.*
- #define **SC\_ERR\_BUSY** 10U  
*Resource is currently busy/active.*
- #define **SC\_ERR\_FAIL** 11U  
*General I/O failure.*
- #define **SC\_ERR\_LAST** 12U

#### Defines for **sc\_rsrc\_t**.

- #define **SC\_R\_A53** 0U
- #define **SC\_R\_A53\_0** 1U
- #define **SC\_R\_A53\_1** 2U
- #define **SC\_R\_A53\_2** 3U
- #define **SC\_R\_A53\_3** 4U
- #define **SC\_R\_A72** 5U
- #define **SC\_R\_A72\_0** 6U
- #define **SC\_R\_A72\_1** 7U
- #define **SC\_R\_A72\_2** 8U
- #define **SC\_R\_A72\_3** 9U
- #define **SC\_R\_CCI** 10U
- #define **SC\_R\_DB** 11U
- #define **SC\_R\_DRC\_0** 12U
- #define **SC\_R\_DRC\_1** 13U
- #define **SC\_R\_GIC\_SMMU** 14U
- #define **SC\_R\_IRQSTR\_M4\_0** 15U
- #define **SC\_R\_IRQSTR\_M4\_1** 16U
- #define **SC\_R\_SMMU** 17U
- #define **SC\_R\_GIC** 18U
- #define **SC\_R\_DC\_0\_BLIT0** 19U
- #define **SC\_R\_DC\_0\_BLIT1** 20U
- #define **SC\_R\_DC\_0\_BLIT2** 21U
- #define **SC\_R\_DC\_0\_BLIT\_OUT** 22U
- #define **SC\_R\_PERF** 23U
- #define **SC\_R\_UNUSED5** 24U
- #define **SC\_R\_DC\_0\_WARP** 25U
- #define **SC\_R\_UNUSED7** 26U
- #define **SC\_R\_UNUSED8** 27U
- #define **SC\_R\_DC\_0\_VIDEO0** 28U
- #define **SC\_R\_DC\_0\_VIDEO1** 29U
- #define **SC\_R\_DC\_0\_FRAC0** 30U
- #define **SC\_R\_UNUSED6** 31U
- #define **SC\_R\_DC\_0** 32U

- #define SC\_R\_GPU\_2\_PID0 33U
- #define SC\_R\_DC\_0\_PLL\_0 34U
- #define SC\_R\_DC\_0\_PLL\_1 35U
- #define SC\_R\_DC\_1\_BLIT0 36U
- #define SC\_R\_DC\_1\_BLIT1 37U
- #define SC\_R\_DC\_1\_BLIT2 38U
- #define SC\_R\_DC\_1\_BLIT\_OUT 39U
- #define SC\_R\_UNUSED9 40U
- #define SC\_R\_UNUSED10 41U
- #define SC\_R\_DC\_1\_WARP 42U
- #define SC\_R\_UNUSED11 43U
- #define SC\_R\_UNUSED12 44U
- #define SC\_R\_DC\_1\_VIDEO0 45U
- #define SC\_R\_DC\_1\_VIDEO1 46U
- #define SC\_R\_DC\_1\_FRAC0 47U
- #define SC\_R\_UNUSED13 48U
- #define SC\_R\_DC\_1 49U
- #define SC\_R\_UNUSED14 50U
- #define SC\_R\_DC\_1\_PLL\_0 51U
- #define SC\_R\_DC\_1\_PLL\_1 52U
- #define SC\_R\_SPI\_0 53U
- #define SC\_R\_SPI\_1 54U
- #define SC\_R\_SPI\_2 55U
- #define SC\_R\_SPI\_3 56U
- #define SC\_R\_UART\_0 57U
- #define SC\_R\_UART\_1 58U
- #define SC\_R\_UART\_2 59U
- #define SC\_R\_UART\_3 60U
- #define SC\_R\_UART\_4 61U
- #define SC\_R\_EMVSIM\_0 62U
- #define SC\_R\_EMVSIM\_1 63U
- #define SC\_R\_DMA\_0\_CH0 64U
- #define SC\_R\_DMA\_0\_CH1 65U
- #define SC\_R\_DMA\_0\_CH2 66U
- #define SC\_R\_DMA\_0\_CH3 67U
- #define SC\_R\_DMA\_0\_CH4 68U
- #define SC\_R\_DMA\_0\_CH5 69U
- #define SC\_R\_DMA\_0\_CH6 70U
- #define SC\_R\_DMA\_0\_CH7 71U
- #define SC\_R\_DMA\_0\_CH8 72U
- #define SC\_R\_DMA\_0\_CH9 73U
- #define SC\_R\_DMA\_0\_CH10 74U
- #define SC\_R\_DMA\_0\_CH11 75U
- #define SC\_R\_DMA\_0\_CH12 76U
- #define SC\_R\_DMA\_0\_CH13 77U
- #define SC\_R\_DMA\_0\_CH14 78U
- #define SC\_R\_DMA\_0\_CH15 79U
- #define SC\_R\_DMA\_0\_CH16 80U
- #define SC\_R\_DMA\_0\_CH17 81U
- #define SC\_R\_DMA\_0\_CH18 82U
- #define SC\_R\_DMA\_0\_CH19 83U
- #define SC\_R\_DMA\_0\_CH20 84U
- #define SC\_R\_DMA\_0\_CH21 85U
- #define SC\_R\_DMA\_0\_CH22 86U
- #define SC\_R\_DMA\_0\_CH23 87U
- #define SC\_R\_DMA\_0\_CH24 88U
- #define SC\_R\_DMA\_0\_CH25 89U
- #define SC\_R\_DMA\_0\_CH26 90U
- #define SC\_R\_DMA\_0\_CH27 91U
- #define SC\_R\_DMA\_0\_CH28 92U

- **#define SC\_R\_DMA\_0\_CH29** 93U
- **#define SC\_R\_DMA\_0\_CH30** 94U
- **#define SC\_R\_DMA\_0\_CH31** 95U
- **#define SC\_R\_I2C\_0** 96U
- **#define SC\_R\_I2C\_1** 97U
- **#define SC\_R\_I2C\_2** 98U
- **#define SC\_R\_I2C\_3** 99U
- **#define SC\_R\_I2C\_4** 100U
- **#define SC\_R\_ADC\_0** 101U
- **#define SC\_R\_ADC\_1** 102U
- **#define SC\_R\_FTM\_0** 103U
- **#define SC\_R\_FTM\_1** 104U
- **#define SC\_R\_CAN\_0** 105U
- **#define SC\_R\_CAN\_1** 106U
- **#define SC\_R\_CAN\_2** 107U
- **#define SC\_R\_DMA\_1\_CH0** 108U
- **#define SC\_R\_DMA\_1\_CH1** 109U
- **#define SC\_R\_DMA\_1\_CH2** 110U
- **#define SC\_R\_DMA\_1\_CH3** 111U
- **#define SC\_R\_DMA\_1\_CH4** 112U
- **#define SC\_R\_DMA\_1\_CH5** 113U
- **#define SC\_R\_DMA\_1\_CH6** 114U
- **#define SC\_R\_DMA\_1\_CH7** 115U
- **#define SC\_R\_DMA\_1\_CH8** 116U
- **#define SC\_R\_DMA\_1\_CH9** 117U
- **#define SC\_R\_DMA\_1\_CH10** 118U
- **#define SC\_R\_DMA\_1\_CH11** 119U
- **#define SC\_R\_DMA\_1\_CH12** 120U
- **#define SC\_R\_DMA\_1\_CH13** 121U
- **#define SC\_R\_DMA\_1\_CH14** 122U
- **#define SC\_R\_DMA\_1\_CH15** 123U
- **#define SC\_R\_DMA\_1\_CH16** 124U
- **#define SC\_R\_DMA\_1\_CH17** 125U
- **#define SC\_R\_DMA\_1\_CH18** 126U
- **#define SC\_R\_DMA\_1\_CH19** 127U
- **#define SC\_R\_DMA\_1\_CH20** 128U
- **#define SC\_R\_DMA\_1\_CH21** 129U
- **#define SC\_R\_DMA\_1\_CH22** 130U
- **#define SC\_R\_DMA\_1\_CH23** 131U
- **#define SC\_R\_DMA\_1\_CH24** 132U
- **#define SC\_R\_DMA\_1\_CH25** 133U
- **#define SC\_R\_DMA\_1\_CH26** 134U
- **#define SC\_R\_DMA\_1\_CH27** 135U
- **#define SC\_R\_DMA\_1\_CH28** 136U
- **#define SC\_R\_DMA\_1\_CH29** 137U
- **#define SC\_R\_DMA\_1\_CH30** 138U
- **#define SC\_R\_DMA\_1\_CH31** 139U
- **#define SC\_R\_UNUSED1** 140U
- **#define SC\_R\_UNUSED2** 141U
- **#define SC\_R\_UNUSED3** 142U
- **#define SC\_R\_UNUSED4** 143U
- **#define SC\_R\_GPU\_0\_PID0** 144U
- **#define SC\_R\_GPU\_0\_PID1** 145U
- **#define SC\_R\_GPU\_0\_PID2** 146U
- **#define SC\_R\_GPU\_0\_PID3** 147U
- **#define SC\_R\_GPU\_1\_PID0** 148U
- **#define SC\_R\_GPU\_1\_PID1** 149U
- **#define SC\_R\_GPU\_1\_PID2** 150U
- **#define SC\_R\_GPU\_1\_PID3** 151U
- **#define SC\_R\_PCIE\_A** 152U

- #define SC\_R\_SERDES\_0 153U
- #define SC\_R\_MATCH\_0 154U
- #define SC\_R\_MATCH\_1 155U
- #define SC\_R\_MATCH\_2 156U
- #define SC\_R\_MATCH\_3 157U
- #define SC\_R\_MATCH\_4 158U
- #define SC\_R\_MATCH\_5 159U
- #define SC\_R\_MATCH\_6 160U
- #define SC\_R\_MATCH\_7 161U
- #define SC\_R\_MATCH\_8 162U
- #define SC\_R\_MATCH\_9 163U
- #define SC\_R\_MATCH\_10 164U
- #define SC\_R\_MATCH\_11 165U
- #define SC\_R\_MATCH\_12 166U
- #define SC\_R\_MATCH\_13 167U
- #define SC\_R\_MATCH\_14 168U
- #define SC\_R\_PCIE\_B 169U
- #define SC\_R\_SATA\_0 170U
- #define SC\_R\_SERDES\_1 171U
- #define SC\_R\_HSIO\_GPIO 172U
- #define SC\_R\_MATCH\_15 173U
- #define SC\_R\_MATCH\_16 174U
- #define SC\_R\_MATCH\_17 175U
- #define SC\_R\_MATCH\_18 176U
- #define SC\_R\_MATCH\_19 177U
- #define SC\_R\_MATCH\_20 178U
- #define SC\_R\_MATCH\_21 179U
- #define SC\_R\_MATCH\_22 180U
- #define SC\_R\_MATCH\_23 181U
- #define SC\_R\_MATCH\_24 182U
- #define SC\_R\_MATCH\_25 183U
- #define SC\_R\_MATCH\_26 184U
- #define SC\_R\_MATCH\_27 185U
- #define SC\_R\_MATCH\_28 186U
- #define SC\_R\_LCD\_0 187U
- #define SC\_R\_LCD\_0\_PWM\_0 188U
- #define SC\_R\_LCD\_0\_I2C\_0 189U
- #define SC\_R\_LCD\_0\_I2C\_1 190U
- #define SC\_R\_PWM\_0 191U
- #define SC\_R\_PWM\_1 192U
- #define SC\_R\_PWM\_2 193U
- #define SC\_R\_PWM\_3 194U
- #define SC\_R\_PWM\_4 195U
- #define SC\_R\_PWM\_5 196U
- #define SC\_R\_PWM\_6 197U
- #define SC\_R\_PWM\_7 198U
- #define SC\_R\_GPIO\_0 199U
- #define SC\_R\_GPIO\_1 200U
- #define SC\_R\_GPIO\_2 201U
- #define SC\_R\_GPIO\_3 202U
- #define SC\_R\_GPIO\_4 203U
- #define SC\_R\_GPIO\_5 204U
- #define SC\_R\_GPIO\_6 205U
- #define SC\_R\_GPIO\_7 206U
- #define SC\_R\_GPT\_0 207U
- #define SC\_R\_GPT\_1 208U
- #define SC\_R\_GPT\_2 209U
- #define SC\_R\_GPT\_3 210U
- #define SC\_R\_GPT\_4 211U
- #define SC\_R\_KPP 212U



- #define **SC\_R\_MU\_0A** 213U
- #define **SC\_R\_MU\_1A** 214U
- #define **SC\_R\_MU\_2A** 215U
- #define **SC\_R\_MU\_3A** 216U
- #define **SC\_R\_MU\_4A** 217U
- #define **SC\_R\_MU\_5A** 218U
- #define **SC\_R\_MU\_6A** 219U
- #define **SC\_R\_MU\_7A** 220U
- #define **SC\_R\_MU\_8A** 221U
- #define **SC\_R\_MU\_9A** 222U
- #define **SC\_R\_MU\_10A** 223U
- #define **SC\_R\_MU\_11A** 224U
- #define **SC\_R\_MU\_12A** 225U
- #define **SC\_R\_MU\_13A** 226U
- #define **SC\_R\_MU\_5B** 227U
- #define **SC\_R\_MU\_6B** 228U
- #define **SC\_R\_MU\_7B** 229U
- #define **SC\_R\_MU\_8B** 230U
- #define **SC\_R\_MU\_9B** 231U
- #define **SC\_R\_MU\_10B** 232U
- #define **SC\_R\_MU\_11B** 233U
- #define **SC\_R\_MU\_12B** 234U
- #define **SC\_R\_MU\_13B** 235U
- #define **SC\_R\_ROM\_0** 236U
- #define **SC\_R\_FSPI\_0** 237U
- #define **SC\_R\_FSPI\_1** 238U
- #define **SC\_R\_IEE** 239U
- #define **SC\_R\_IEE\_R0** 240U
- #define **SC\_R\_IEE\_R1** 241U
- #define **SC\_R\_IEE\_R2** 242U
- #define **SC\_R\_IEE\_R3** 243U
- #define **SC\_R\_IEE\_R4** 244U
- #define **SC\_R\_IEE\_R5** 245U
- #define **SC\_R\_IEE\_R6** 246U
- #define **SC\_R\_IEE\_R7** 247U
- #define **SC\_R\_SDHC\_0** 248U
- #define **SC\_R\_SDHC\_1** 249U
- #define **SC\_R\_SDHC\_2** 250U
- #define **SC\_R\_ENET\_0** 251U
- #define **SC\_R\_ENET\_1** 252U
- #define **SC\_R\_MLB\_0** 253U
- #define **SC\_R\_DMA\_2\_CH0** 254U
- #define **SC\_R\_DMA\_2\_CH1** 255U
- #define **SC\_R\_DMA\_2\_CH2** 256U
- #define **SC\_R\_DMA\_2\_CH3** 257U
- #define **SC\_R\_DMA\_2\_CH4** 258U
- #define **SC\_R\_USB\_0** 259U
- #define **SC\_R\_USB\_1** 260U
- #define **SC\_R\_USB\_0\_PHY** 261U
- #define **SC\_R\_USB\_2** 262U
- #define **SC\_R\_USB\_2\_PHY** 263U
- #define **SC\_R\_DTCP** 264U
- #define **SC\_R\_NAND** 265U
- #define **SC\_R\_LVDS\_0** 266U
- #define **SC\_R\_LVDS\_0\_PWM\_0** 267U
- #define **SC\_R\_LVDS\_0\_I2C\_0** 268U
- #define **SC\_R\_LVDS\_0\_I2C\_1** 269U
- #define **SC\_R\_LVDS\_1** 270U
- #define **SC\_R\_LVDS\_1\_PWM\_0** 271U
- #define **SC\_R\_LVDS\_1\_I2C\_0** 272U

- #define SC\_R\_LVDS\_1\_I2C\_1 273U
- #define SC\_R\_LVDS\_2 274U
- #define SC\_R\_LVDS\_2\_PWM\_0 275U
- #define SC\_R\_LVDS\_2\_I2C\_0 276U
- #define SC\_R\_LVDS\_2\_I2C\_1 277U
- #define SC\_R\_M4\_0\_PID0 278U
- #define SC\_R\_M4\_0\_PID1 279U
- #define SC\_R\_M4\_0\_PID2 280U
- #define SC\_R\_M4\_0\_PID3 281U
- #define SC\_R\_M4\_0\_PID4 282U
- #define SC\_R\_M4\_0\_RGPIO 283U
- #define SC\_R\_M4\_0\_SEMA42 284U
- #define SC\_R\_M4\_0\_TPM 285U
- #define SC\_R\_M4\_0\_PIT 286U
- #define SC\_R\_M4\_0\_UART 287U
- #define SC\_R\_M4\_0\_I2C 288U
- #define SC\_R\_M4\_0\_INTMUX 289U
- #define SC\_R\_UNUSED15 290U
- #define SC\_R\_UNUSED16 291U
- #define SC\_R\_M4\_0\_MU\_0B 292U
- #define SC\_R\_M4\_0\_MU\_0A0 293U
- #define SC\_R\_M4\_0\_MU\_0A1 294U
- #define SC\_R\_M4\_0\_MU\_0A2 295U
- #define SC\_R\_M4\_0\_MU\_0A3 296U
- #define SC\_R\_M4\_0\_MU\_1A 297U
- #define SC\_R\_M4\_1\_PID0 298U
- #define SC\_R\_M4\_1\_PID1 299U
- #define SC\_R\_M4\_1\_PID2 300U
- #define SC\_R\_M4\_1\_PID3 301U
- #define SC\_R\_M4\_1\_PID4 302U
- #define SC\_R\_M4\_1\_RGPIO 303U
- #define SC\_R\_M4\_1\_SEMA42 304U
- #define SC\_R\_M4\_1\_TPM 305U
- #define SC\_R\_M4\_1\_PIT 306U
- #define SC\_R\_M4\_1\_UART 307U
- #define SC\_R\_M4\_1\_I2C 308U
- #define SC\_R\_M4\_1\_INTMUX 309U
- #define SC\_R\_UNUSED17 310U
- #define SC\_R\_UNUSED18 311U
- #define SC\_R\_M4\_1\_MU\_0B 312U
- #define SC\_R\_M4\_1\_MU\_0A0 313U
- #define SC\_R\_M4\_1\_MU\_0A1 314U
- #define SC\_R\_M4\_1\_MU\_0A2 315U
- #define SC\_R\_M4\_1\_MU\_0A3 316U
- #define SC\_R\_M4\_1\_MU\_1A 317U
- #define SC\_R\_SAI\_0 318U
- #define SC\_R\_SAI\_1 319U
- #define SC\_R\_SAI\_2 320U
- #define SC\_R\_IRQSTR\_SCU2 321U
- #define SC\_R\_IRQSTR\_DSP 322U
- #define SC\_R\_ELCDIF\_PLL 323U
- #define SC\_R\_OCRAM 324U
- #define SC\_R\_AUDIO\_PLL\_0 325U
- #define SC\_R\_PI\_0 326U
- #define SC\_R\_PI\_0\_PWM\_0 327U
- #define SC\_R\_PI\_0\_PWM\_1 328U
- #define SC\_R\_PI\_0\_I2C\_0 329U
- #define SC\_R\_PI\_0\_PLL 330U
- #define SC\_R\_PI\_1 331U
- #define SC\_R\_PI\_1\_PWM\_0 332U

- #define SC\_R\_PI\_1\_PWM\_1 333U
- #define SC\_R\_PI\_1\_I2C\_0 334U
- #define SC\_R\_PI\_1\_PLL 335U
- #define SC\_R\_SC\_PID0 336U
- #define SC\_R\_SC\_PID1 337U
- #define SC\_R\_SC\_PID2 338U
- #define SC\_R\_SC\_PID3 339U
- #define SC\_R\_SC\_PID4 340U
- #define SC\_R\_SC\_SEMA42 341U
- #define SC\_R\_SC\_TPM 342U
- #define SC\_R\_SC\_PIT 343U
- #define SC\_R\_SC\_UART 344U
- #define SC\_R\_SC\_I2C 345U
- #define SC\_R\_SC\_MU\_0B 346U
- #define SC\_R\_SC\_MU\_0A0 347U
- #define SC\_R\_SC\_MU\_0A1 348U
- #define SC\_R\_SC\_MU\_0A2 349U
- #define SC\_R\_SC\_MU\_0A3 350U
- #define SC\_R\_SC\_MU\_1A 351U
- #define SC\_R\_SYSCNT\_RD 352U
- #define SC\_R\_SYSCNT\_CMP 353U
- #define SC\_R\_DEBUG 354U
- #define SC\_R\_SYSTEM 355U
- #define SC\_R\_SNVS 356U
- #define SC\_R\_OTP 357U
- #define SC\_R\_VPU\_PID0 358U
- #define SC\_R\_VPU\_PID1 359U
- #define SC\_R\_VPU\_PID2 360U
- #define SC\_R\_VPU\_PID3 361U
- #define SC\_R\_VPU\_PID4 362U
- #define SC\_R\_VPU\_PID5 363U
- #define SC\_R\_VPU\_PID6 364U
- #define SC\_R\_VPU\_PID7 365U
- #define SC\_R\_VPU\_UART 366U
- #define SC\_R\_VPUCORE 367U
- #define SC\_R\_VPUCORE\_0 368U
- #define SC\_R\_VPUCORE\_1 369U
- #define SC\_R\_VPUCORE\_2 370U
- #define SC\_R\_VPUCORE\_3 371U
- #define SC\_R\_DMA\_4\_CH0 372U
- #define SC\_R\_DMA\_4\_CH1 373U
- #define SC\_R\_DMA\_4\_CH2 374U
- #define SC\_R\_DMA\_4\_CH3 375U
- #define SC\_R\_DMA\_4\_CH4 376U
- #define SC\_R\_ISI\_CH0 377U
- #define SC\_R\_ISI\_CH1 378U
- #define SC\_R\_ISI\_CH2 379U
- #define SC\_R\_ISI\_CH3 380U
- #define SC\_R\_ISI\_CH4 381U
- #define SC\_R\_ISI\_CH5 382U
- #define SC\_R\_ISI\_CH6 383U
- #define SC\_R\_ISI\_CH7 384U
- #define SC\_R\_MJPEG\_DEC\_S0 385U
- #define SC\_R\_MJPEG\_DEC\_S1 386U
- #define SC\_R\_MJPEG\_DEC\_S2 387U
- #define SC\_R\_MJPEG\_DEC\_S3 388U
- #define SC\_R\_MJPEG\_ENC\_S0 389U
- #define SC\_R\_MJPEG\_ENC\_S1 390U
- #define SC\_R\_MJPEG\_ENC\_S2 391U
- #define SC\_R\_MJPEG\_ENC\_S3 392U

- #define SC\_R\_MIPI\_0 393U
- #define SC\_R\_MIPI\_0\_PWM\_0 394U
- #define SC\_R\_MIPI\_0\_I2C\_0 395U
- #define SC\_R\_MIPI\_0\_I2C\_1 396U
- #define SC\_R\_MIPI\_1 397U
- #define SC\_R\_MIPI\_1\_PWM\_0 398U
- #define SC\_R\_MIPI\_1\_I2C\_0 399U
- #define SC\_R\_MIPI\_1\_I2C\_1 400U
- #define SC\_R\_CSI\_0 401U
- #define SC\_R\_CSI\_0\_PWM\_0 402U
- #define SC\_R\_CSI\_0\_I2C\_0 403U
- #define SC\_R\_CSI\_1 404U
- #define SC\_R\_CSI\_1\_PWM\_0 405U
- #define SC\_R\_CSI\_1\_I2C\_0 406U
- #define SC\_R\_HDMI 407U
- #define SC\_R\_HDMI\_I2S 408U
- #define SC\_R\_HDMI\_I2C\_0 409U
- #define SC\_R\_HDMI\_PLL\_0 410U
- #define SC\_R\_HDMI\_RX 411U
- #define SC\_R\_HDMI\_RX\_BYPASS 412U
- #define SC\_R\_HDMI\_RX\_I2C\_0 413U
- #define SC\_R\_ASRC\_0 414U
- #define SC\_R\_ESAI\_0 415U
- #define SC\_R\_SPDIF\_0 416U
- #define SC\_R\_SPDIF\_1 417U
- #define SC\_R\_SAI\_3 418U
- #define SC\_R\_SAI\_4 419U
- #define SC\_R\_SAI\_5 420U
- #define SC\_R\_GPT\_5 421U
- #define SC\_R\_GPT\_6 422U
- #define SC\_R\_GPT\_7 423U
- #define SC\_R\_GPT\_8 424U
- #define SC\_R\_GPT\_9 425U
- #define SC\_R\_GPT\_10 426U
- #define SC\_R\_DMA\_2\_CH5 427U
- #define SC\_R\_DMA\_2\_CH6 428U
- #define SC\_R\_DMA\_2\_CH7 429U
- #define SC\_R\_DMA\_2\_CH8 430U
- #define SC\_R\_DMA\_2\_CH9 431U
- #define SC\_R\_DMA\_2\_CH10 432U
- #define SC\_R\_DMA\_2\_CH11 433U
- #define SC\_R\_DMA\_2\_CH12 434U
- #define SC\_R\_DMA\_2\_CH13 435U
- #define SC\_R\_DMA\_2\_CH14 436U
- #define SC\_R\_DMA\_2\_CH15 437U
- #define SC\_R\_DMA\_2\_CH16 438U
- #define SC\_R\_DMA\_2\_CH17 439U
- #define SC\_R\_DMA\_2\_CH18 440U
- #define SC\_R\_DMA\_2\_CH19 441U
- #define SC\_R\_DMA\_2\_CH20 442U
- #define SC\_R\_DMA\_2\_CH21 443U
- #define SC\_R\_DMA\_2\_CH22 444U
- #define SC\_R\_DMA\_2\_CH23 445U
- #define SC\_R\_DMA\_2\_CH24 446U
- #define SC\_R\_DMA\_2\_CH25 447U
- #define SC\_R\_DMA\_2\_CH26 448U
- #define SC\_R\_DMA\_2\_CH27 449U
- #define SC\_R\_DMA\_2\_CH28 450U
- #define SC\_R\_DMA\_2\_CH29 451U
- #define SC\_R\_DMA\_2\_CH30 452U

- #define **SC\_R\_DMA\_2\_CH31** 453U
- #define **SC\_R\_ASRC\_1** 454U
- #define **SC\_R\_ESAI\_1** 455U
- #define **SC\_R\_SAI\_6** 456U
- #define **SC\_R\_SAI\_7** 457U
- #define **SC\_R\_AMIX** 458U
- #define **SC\_R\_MQS\_0** 459U
- #define **SC\_R\_DMA\_3\_CH0** 460U
- #define **SC\_R\_DMA\_3\_CH1** 461U
- #define **SC\_R\_DMA\_3\_CH2** 462U
- #define **SC\_R\_DMA\_3\_CH3** 463U
- #define **SC\_R\_DMA\_3\_CH4** 464U
- #define **SC\_R\_DMA\_3\_CH5** 465U
- #define **SC\_R\_DMA\_3\_CH6** 466U
- #define **SC\_R\_DMA\_3\_CH7** 467U
- #define **SC\_R\_DMA\_3\_CH8** 468U
- #define **SC\_R\_DMA\_3\_CH9** 469U
- #define **SC\_R\_DMA\_3\_CH10** 470U
- #define **SC\_R\_DMA\_3\_CH11** 471U
- #define **SC\_R\_DMA\_3\_CH12** 472U
- #define **SC\_R\_DMA\_3\_CH13** 473U
- #define **SC\_R\_DMA\_3\_CH14** 474U
- #define **SC\_R\_DMA\_3\_CH15** 475U
- #define **SC\_R\_DMA\_3\_CH16** 476U
- #define **SC\_R\_DMA\_3\_CH17** 477U
- #define **SC\_R\_DMA\_3\_CH18** 478U
- #define **SC\_R\_DMA\_3\_CH19** 479U
- #define **SC\_R\_DMA\_3\_CH20** 480U
- #define **SC\_R\_DMA\_3\_CH21** 481U
- #define **SC\_R\_DMA\_3\_CH22** 482U
- #define **SC\_R\_DMA\_3\_CH23** 483U
- #define **SC\_R\_DMA\_3\_CH24** 484U
- #define **SC\_R\_DMA\_3\_CH25** 485U
- #define **SC\_R\_DMA\_3\_CH26** 486U
- #define **SC\_R\_DMA\_3\_CH27** 487U
- #define **SC\_R\_DMA\_3\_CH28** 488U
- #define **SC\_R\_DMA\_3\_CH29** 489U
- #define **SC\_R\_DMA\_3\_CH30** 490U
- #define **SC\_R\_DMA\_3\_CH31** 491U
- #define **SC\_R\_AUDIO\_PLL\_1** 492U
- #define **SC\_R\_AUDIO\_CLK\_0** 493U
- #define **SC\_R\_AUDIO\_CLK\_1** 494U
- #define **SC\_R\_MCLK\_OUT\_0** 495U
- #define **SC\_R\_MCLK\_OUT\_1** 496U
- #define **SC\_R\_PMIC\_0** 497U
- #define **SC\_R\_PMIC\_1** 498U
- #define **SC\_R\_SECO** 499U
- #define **SC\_R\_CAAM\_JR1** 500U
- #define **SC\_R\_CAAM\_JR2** 501U
- #define **SC\_R\_CAAM\_JR3** 502U
- #define **SC\_R\_SECO\_MU\_2** 503U
- #define **SC\_R\_SECO\_MU\_3** 504U
- #define **SC\_R\_SECO\_MU\_4** 505U
- #define **SC\_R\_HDMI\_RX\_PWM\_0** 506U
- #define **SC\_R\_A35** 507U
- #define **SC\_R\_A35\_0** 508U
- #define **SC\_R\_A35\_1** 509U
- #define **SC\_R\_A35\_2** 510U
- #define **SC\_R\_A35\_3** 511U
- #define **SC\_R\_DSP** 512U

- #define **SC\_R\_DSP\_RAM** 513U
- #define **SC\_R\_CAAM\_JR1\_OUT** 514U
- #define **SC\_R\_CAAM\_JR2\_OUT** 515U
- #define **SC\_R\_CAAM\_JR3\_OUT** 516U
- #define **SC\_R\_VPU\_DEC\_0** 517U
- #define **SC\_R\_VPU\_ENC\_0** 518U
- #define **SC\_R\_CAAM\_JR0** 519U
- #define **SC\_R\_CAAM\_JR0\_OUT** 520U
- #define **SC\_R\_PMIC\_2** 521U
- #define **SC\_R\_DBLOGIC** 522U
- #define **SC\_R\_HDMI\_PLL\_1** 523U
- #define **SC\_R\_BOARD\_R0** 524U
- #define **SC\_R\_BOARD\_R1** 525U
- #define **SC\_R\_BOARD\_R2** 526U
- #define **SC\_R\_BOARD\_R3** 527U
- #define **SC\_R\_BOARD\_R4** 528U
- #define **SC\_R\_BOARD\_R5** 529U
- #define **SC\_R\_BOARD\_R6** 530U
- #define **SC\_R\_BOARD\_R7** 531U
- #define **SC\_R\_MJPEG\_DEC\_MP** 532U
- #define **SC\_R\_MJPEG\_ENC\_MP** 533U
- #define **SC\_R\_VPU\_TS\_0** 534U
- #define **SC\_R\_VPU\_MU\_0** 535U
- #define **SC\_R\_VPU\_MU\_1** 536U
- #define **SC\_R\_VPU\_MU\_2** 537U
- #define **SC\_R\_VPU\_MU\_3** 538U
- #define **SC\_R\_VPU\_ENC\_1** 539U
- #define **SC\_R\_VPU** 540U
- #define **SC\_R\_DMA\_5\_CH0** 541U
- #define **SC\_R\_DMA\_5\_CH1** 542U
- #define **SC\_R\_DMA\_5\_CH2** 543U
- #define **SC\_R\_DMA\_5\_CH3** 544U
- #define **SC\_R\_ATTESTATION** 545U
- #define **SC\_R\_LAST** 546U
- #define **SC\_R\_ALL** ((**sc\_rsrc\_t**) UINT16\_MAX)

*All resources.*

## Typedefs

- typedef **uint8\_t sc\_bool\_t**  
*This type is used to store a boolean.*
- typedef **uint64\_t sc\_faddr\_t**  
*This type is used to store a system (full-size) address.*
- typedef **uint8\_t sc\_err\_t**  
*This type is used to indicate error response for most functions.*
- typedef **uint16\_t sc\_rsrc\_t**  
*This type is used to indicate a resource.*
- typedef **uint32\_t sc\_ctrl\_t**  
*This type is used to indicate a control.*
- typedef **uint16\_t sc\_pad\_t**  
*This type is used to indicate a pad.*
- typedef **\_\_INT8\_TYPE\_\_ int8\_t**  
*Type used to declare an 8-bit integer.*
- typedef **\_\_INT16\_TYPE\_\_ int16\_t**

- Type used to declare a 16-bit integer.*
- typedef \_\_INT32\_TYPE\_\_ [int32\\_t](#)  
*Type used to declare a 32-bit integer.*
- typedef \_\_INT64\_TYPE\_\_ [int64\\_t](#)  
*Type used to declare a 64-bit integer.*
- typedef \_\_UINT8\_TYPE\_\_ [uint8\\_t](#)  
*Type used to declare an 8-bit unsigned integer.*
- typedef \_\_UINT16\_TYPE\_\_ [uint16\\_t](#)  
*Type used to declare a 16-bit unsigned integer.*
- typedef \_\_UINT32\_TYPE\_\_ [uint32\\_t](#)  
*Type used to declare a 32-bit unsigned integer.*
- typedef \_\_UINT64\_TYPE\_\_ [uint64\\_t](#)  
*Type used to declare a 64-bit unsigned integer.*

### 14.13.1 Detailed Description

Header file containing types used across multiple service APIs.

### 14.13.2 Macro Definition Documentation

#### 14.13.2.1 SC\_R\_NONE

```
#define SC_R_NONE 0xFFFF0U
```

Define for ATF/Linux.

Not used by SCFW. Not a valid parameter for any SCFW API calls!

### 14.13.3 Typedef Documentation

#### 14.13.3.1 sc\_rsrc\_t

```
typedef uint16_t sc_rsrc_t
```

This type is used to indicate a resource.

Resources include peripherals and bus masters (but not memory regions). Note items from list should never be changed or removed (only added to at the end of the list).

#### 14.13.3.2 sc\_pad\_t

```
typedef uint16_t sc_pad_t
```

This type is used to indicate a pad.

Valid values are SoC specific.

Refer to the SoC Pad List for valid pad values.

## 14.14 platform/svc/irq/api.h File Reference

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

### Macros

- #define [SC\\_IRQ\\_NUM\\_GROUP](#) 7U  
*Number of groups.*

#### Defines for `sc_irq_group_t`

- #define [SC\\_IRQ\\_GROUP\\_TEMP](#) 0U  
*Temp interrupts.*
- #define [SC\\_IRQ\\_GROUP\\_WDOG](#) 1U  
*Watchdog interrupts.*
- #define [SC\\_IRQ\\_GROUP\\_RTC](#) 2U  
*RTC interrupts.*
- #define [SC\\_IRQ\\_GROUP\\_WAKE](#) 3U  
*Wakeup interrupts.*
- #define [SC\\_IRQ\\_GROUP\\_SYSCTR](#) 4U  
*System counter interrupts.*
- #define [SC\\_IRQ\\_GROUP\\_REBOOTED](#) 5U  
*Partition reboot complete.*
- #define [SC\\_IRQ\\_GROUP\\_REBOOT](#) 6U  
*Partition reboot starting.*

#### Defines for `sc_irq_temp_t`

- #define [SC\\_IRQ\\_TEMP\\_HIGH](#) (1UL << 0U)  
*Temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_CPU0\\_HIGH](#) (1UL << 1U)  
*CPU0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_CPU1\\_HIGH](#) (1UL << 2U)  
*CPU1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_GPU0\\_HIGH](#) (1UL << 3U)  
*GPU0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_GPU1\\_HIGH](#) (1UL << 4U)  
*GPU1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_DRC0\\_HIGH](#) (1UL << 5U)  
*DRC0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_DRC1\\_HIGH](#) (1UL << 6U)  
*DRC1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_VPU\\_HIGH](#) (1UL << 7U)  
*DRC1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_PMIC0\\_HIGH](#) (1UL << 8U)  
*PMIC0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_PMIC1\\_HIGH](#) (1UL << 9U)  
*PMIC1 temp alarm interrupt.*



- #define [SC\\_IRQ\\_TEMP\\_LOW](#) (1UL << 10U)  
*Temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_CPU0\\_LOW](#) (1UL << 11U)  
*CPU0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_CPU1\\_LOW](#) (1UL << 12U)  
*CPU1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_GPU0\\_LOW](#) (1UL << 13U)  
*GPU0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_GPU1\\_LOW](#) (1UL << 14U)  
*GPU1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_DRC0\\_LOW](#) (1UL << 15U)  
*DRC0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_DRC1\\_LOW](#) (1UL << 16U)  
*DRC1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_VPU\\_LOW](#) (1UL << 17U)  
*DRC1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_PMIC0\\_LOW](#) (1UL << 18U)  
*PMIC0 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_PMIC1\\_LOW](#) (1UL << 19U)  
*PMIC1 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_PMIC2\\_HIGH](#) (1UL << 20U)  
*PMIC2 temp alarm interrupt.*
- #define [SC\\_IRQ\\_TEMP\\_PMIC2\\_LOW](#) (1UL << 21U)  
*PMIC2 temp alarm interrupt.*

#### Defines for `sc_irq_wdog_t`

- #define [SC\\_IRQ\\_WDOG](#) (1U << 0U)  
*Watchdog interrupt.*

#### Defines for `sc_irq_rtc_t`

- #define [SC\\_IRQ\\_RTC](#) (1U << 0U)  
*RTC interrupt.*

#### Defines for `sc_irq_wake_t`

- #define [SC\\_IRQ\\_BUTTON](#) (1U << 0U)  
*Button interrupt.*
- #define [SC\\_IRQ\\_PAD](#) (1U << 1U)  
*Pad wakeup.*
- #define [SC\\_IRQ\\_USR1](#) (1U << 2U)  
*User defined 1.*
- #define [SC\\_IRQ\\_USR2](#) (1U << 3U)  
*User defined 2.*
- #define [SC\\_IRQ\\_BC\\_PAD](#) (1U << 4U)  
*Pad wakeup (broadcast to all partitions)*

#### Defines for `sc_irq_sysctr_t`

- #define [SC\\_IRQ\\_SYSCTR](#) (1U << 0U)  
*SYSCTR interrupt.*

## Typedefs

- typedef `uint8_t sc_irq_group_t`  
*This type is used to declare an interrupt group.*
- typedef `uint8_t sc_irq_temp_t`  
*This type is used to declare a bit mask of temp interrupts.*
- typedef `uint8_t sc_irq_wdog_t`  
*This type is used to declare a bit mask of watchdog interrupts.*
- typedef `uint8_t sc_irq_rtc_t`  
*This type is used to declare a bit mask of RTC interrupts.*
- typedef `uint8_t sc_irq_wake_t`  
*This type is used to declare a bit mask of wakeup interrupts.*

## Functions

- `sc_err_t sc_irq_enable` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)  
*This function enables/disables interrupts.*
- `sc_err_t sc_irq_status` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)  
*This function returns the current interrupt status (regardless if masked).*

### 14.14.1 Detailed Description

Header file containing the public API for the System Controller (SC) Interrupt (IRQ) function.

## 14.15 platform/svc/seco/api.h File Reference

Header file containing the public API for the System Controller (SC) Security (SECO) function.

## Macros

### Defines for `sc_seco_auth_cmd_t`

- #define `SC_SECO_AUTH_CONTAINER` 0U  
*Authenticate container.*
- #define `SC_SECO_VERIFY_IMAGE` 1U  
*Verify image.*
- #define `SC_SECO_REL_CONTAINER` 2U  
*Release container.*
- #define `SC_SECO_AUTH_SECO_FW` 3U  
*SECO Firmware.*
- #define `SC_SECO_AUTH_HDMI_TX_FW` 4U  
*HDMI TX Firmware.*
- #define `SC_SECO_AUTH_HDMI_RX_FW` 5U  
*HDMI RX Firmware.*

## Typedefs

- typedef [uint8\\_t sc\\_seco\\_auth\\_cmd\\_t](#)  
*This type is used to issue SECO authenticate commands.*

## Functions

### Image Functions

- [sc\\_err\\_t sc\\_seco\\_image\\_load](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr\_src, [sc\\_faddr\\_t](#) addr\_dst, [uint32\\_t](#) len, [sc\\_bool\\_t](#) fw)  
*This function loads a SECO image.*
- [sc\\_err\\_t sc\\_seco\\_authenticate](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_seco\\_auth\\_cmd\\_t](#) cmd, [sc\\_faddr\\_t](#) addr)  
*This function is used to authenticate a SECO image or command.*

### Lifecycle Functions

- [sc\\_err\\_t sc\\_seco\\_forward\\_lifecycle](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) change)  
*This function updates the lifecycle of the device.*
- [sc\\_err\\_t sc\\_seco\\_return\\_lifecycle](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)  
*This function updates the lifecycle to one of the return lifecycles.*
- [sc\\_err\\_t sc\\_seco\\_commit](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) \*info)  
*This function is used to commit into the fuses any new SRK revocation and FW version information that have been found in the primary and secondary containers.*

### Attestation Functions

- [sc\\_err\\_t sc\\_seco\\_attest\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) mode)  
*This function is used to set the attestation mode.*
- [sc\\_err\\_t sc\\_seco\\_attest](#) ([sc\\_ipc\\_t](#) ipc, [uint64\\_t](#) nonce)  
*This function is used to request atestation.*
- [sc\\_err\\_t sc\\_seco\\_get\\_attest\\_pkey](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)  
*This function is used to retrieve the attestation public key.*
- [sc\\_err\\_t sc\\_seco\\_get\\_attest\\_sign](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)  
*This function is used to retrieve attestation signature and parameters.*
- [sc\\_err\\_t sc\\_seco\\_attest\\_verify](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)  
*This function is used to verify attestation.*

### Key Functions

- [sc\\_err\\_t sc\\_seco\\_gen\\_key\\_blob](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) id, [sc\\_faddr\\_t](#) load\_addr, [sc\\_faddr\\_t](#) export\_addr, [uint16\\_t](#) max\_size)  
*This function is used to generate a SECO key blob.*
- [sc\\_err\\_t sc\\_seco\\_load\\_key](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) id, [sc\\_faddr\\_t](#) addr)  
*This function is used to load a SECO key.*

### Manufacturing Protection Functions

- [sc\\_err\\_t sc\\_seco\\_get\\_mp\\_key](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)  
*This function is used to get the manufacturing protection public key.*
- [sc\\_err\\_t sc\\_seco\\_update\\_mpmr](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr, [uint8\\_t](#) size, [uint8\\_t](#) lock)

*This function is used to update the manufacturing protection message register.*

- `sc_err_t sc_seco_get_mp_sign` (`sc_ipc_t ipc`, `sc_faddr_t msg_addr`, `uint16_t msg_size`, `sc_faddr_t dst_addr`, `uint16_t dst_size`)

*This function is used to get the manufacturing protection signature.*

## Debug Functions

- void `sc_seco_build_info` (`sc_ipc_t ipc`, `uint32_t *version`, `uint32_t *commit`)

*This function is used to return the SECO FW build info.*

- `sc_err_t sc_seco_chip_info` (`sc_ipc_t ipc`, `uint16_t *lc`, `uint16_t *monotonic`, `uint32_t *uid_l`, `uint32_t *uid_h`)

*This function is used to return SECO chip info.*

- `sc_err_t sc_seco_enable_debug` (`sc_ipc_t ipc`, `sc_faddr_t addr`)

*This function securely enables debug.*

- `sc_err_t sc_seco_get_event` (`sc_ipc_t ipc`, `uint8_t idx`, `uint32_t *event`)

*This function is used to return an event from the SECO error log.*

## Miscellaneous Functions

- `sc_err_t sc_seco_fuse_write` (`sc_ipc_t ipc`, `sc_faddr_t addr`)

*This function securely writes a group of fuse words.*

- `sc_err_t sc_seco_patch` (`sc_ipc_t ipc`, `sc_faddr_t addr`)

*This function applies a patch.*

### 14.15.1 Detailed Description

Header file containing the public API for the System Controller (SC) Security (SECO) function.

## 14.16 platform/svc/pad/api.h File Reference

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

## Macros

### Defines for type widths

- #define `SC_PAD_MUX_W` 3U

*Width of mux parameter.*

### Defines for `sc_pad_config_t`

- #define `SC_PAD_CONFIG_NORMAL` 0U

*Normal.*

- #define `SC_PAD_CONFIG_OD` 1U

*Open Drain.*

- #define `SC_PAD_CONFIG_OD_IN` 2U

*Open Drain and input.*

- #define `SC_PAD_CONFIG_OUT_IN` 3U

*Output and input.*

**Defines for `sc_pad_iso_t`**

- `#define SC_PAD_ISO_OFF 0U`  
*ISO latch is transparent.*
- `#define SC_PAD_ISO_EARLY 1U`  
*Follow EARLY\_ISO.*
- `#define SC_PAD_ISO_LATE 2U`  
*Follow LATE\_ISO.*
- `#define SC_PAD_ISO_ON 3U`  
*ISO latched data is held.*

**Defines for `sc_pad_28fdsoi_dse_t`**

- `#define SC_PAD_28FDSOI_DSE_18V_1MA 0U`  
*Drive strength of 1mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_2MA 1U`  
*Drive strength of 2mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_4MA 2U`  
*Drive strength of 4mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_6MA 3U`  
*Drive strength of 6mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_8MA 4U`  
*Drive strength of 8mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_10MA 5U`  
*Drive strength of 10mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_12MA 6U`  
*Drive strength of 12mA for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_18V_HS 7U`  
*High-speed drive strength for 1.8v.*
- `#define SC_PAD_28FDSOI_DSE_33V_2MA 0U`  
*Drive strength of 2mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_33V_4MA 1U`  
*Drive strength of 4mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_33V_8MA 2U`  
*Drive strength of 8mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_33V_12MA 3U`  
*Drive strength of 12mA for 3.3v.*
- `#define SC_PAD_28FDSOI_DSE_DV_HIGH 0U`  
*High drive strength for dual volt.*
- `#define SC_PAD_28FDSOI_DSE_DV_LOW 1U`  
*Low drive strength for dual volt.*

**Defines for `sc_pad_28fdsoi_ps_t`**

- `#define SC_PAD_28FDSOI_PS_KEEPER 0U`  
*Bus-keeper (only valid for 1.8v)*
- `#define SC_PAD_28FDSOI_PS_PU 1U`  
*Pull-up.*
- `#define SC_PAD_28FDSOI_PS_PD 2U`  
*Pull-down.*
- `#define SC_PAD_28FDSOI_PS_NONE 3U`  
*No pull (disabled)*

**Defines for `sc_pad_28fdsoi_pus_t`**

- #define `SC_PAD_28FDSOI_PUS_30K_PD` 0U  
*30K pull-down*
- #define `SC_PAD_28FDSOI_PUS_100K_PU` 1U  
*100K pull-up*
- #define `SC_PAD_28FDSOI_PUS_3K_PU` 2U  
*3K pull-up*
- #define `SC_PAD_28FDSOI_PUS_30K_PU` 3U  
*30K pull-up*

**Defines for `sc_pad_wakeup_t`**

- #define `SC_PAD_WAKEUP_OFF` 0U  
*Off.*
- #define `SC_PAD_WAKEUP_CLEAR` 1U  
*Clears pending flag.*
- #define `SC_PAD_WAKEUP_LOW_LVL` 4U  
*Low level.*
- #define `SC_PAD_WAKEUP_FALL_EDGE` 5U  
*Falling edge.*
- #define `SC_PAD_WAKEUP_RISE_EDGE` 6U  
*Rising edge.*
- #define `SC_PAD_WAKEUP_HIGH_LVL` 7U  
*High-level.*

**Typedefs**

- typedef `uint8_t sc_pad_config_t`  
*This type is used to declare a pad config.*
- typedef `uint8_t sc_pad_iso_t`  
*This type is used to declare a pad low-power isolation config.*
- typedef `uint8_t sc_pad_28fdsoi_dse_t`  
*This type is used to declare a drive strength.*
- typedef `uint8_t sc_pad_28fdsoi_ps_t`  
*This type is used to declare a pull select.*
- typedef `uint8_t sc_pad_28fdsoi_pus_t`  
*This type is used to declare a pull-up select.*
- typedef `uint8_t sc_pad_wakeup_t`  
*This type is used to declare a wakeup mode of a pad.*

**Functions****Generic Functions**

- `sc_err_t sc_pad_set_mux` (`sc_ipc_t` ipc, `sc_pad_t` pad, `uint8_t` mux, `sc_pad_config_t` config, `sc_pad_iso_t` iso)  
*This function configures the mux settings for a pad.*
- `sc_err_t sc_pad_get_mux` (`sc_ipc_t` ipc, `sc_pad_t` pad, `uint8_t` \*mux, `sc_pad_config_t` \*config, `sc_pad_iso_t` \*iso)  
*This function gets the mux settings for a pad.*

- [sc\\_err\\_t sc\\_pad\\_set\\_gp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) ctrl)  
*This function configures the general purpose pad control.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*ctrl)  
*This function gets the general purpose pad control.*
- [sc\\_err\\_t sc\\_pad\\_set\\_wakeup](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*This function configures the wakeup mode of the pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_wakeup](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_wakeup\\_t](#) \*wakeup)  
*This function gets the wakeup mode of a pad.*
- [sc\\_err\\_t sc\\_pad\\_set\\_all](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) mux, [sc\\_pad\\_config\\_t](#) config, [sc\\_pad\\_iso\\_t](#) iso, [uint32\\_t](#) ctrl, [sc\\_pad\\_wakeup\\_t](#) wakeup)  
*This function configures a pad.*
- [sc\\_err\\_t sc\\_pad\\_get\\_all](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*mux, [sc\\_pad\\_config\\_t](#) \*config, [sc\\_pad\\_iso\\_t](#) \*iso, [uint32\\_t](#) \*ctrl, [sc\\_pad\\_wakeup\\_t](#) \*wakeup)  
*This function gets a pad's config.*

### SoC Specific Functions

- [sc\\_err\\_t sc\\_pad\\_set](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) val)  
*This function configures the settings for a pad.*
- [sc\\_err\\_t sc\\_pad\\_get](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint32\\_t](#) \*val)  
*This function gets the settings for a pad.*

### Technology Specific Functions

- [sc\\_err\\_t sc\\_pad\\_set\\_gp\\_28fdsoi](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) dse, [sc\\_pad\\_28fdsoi\\_ps\\_t](#) ps)  
*This function configures the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp\\_28fdsoi](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) \*dse, [sc\\_pad\\_28fdsoi\\_ps\\_t](#) \*ps)  
*This function gets the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_set\\_gp\\_28fdsoi\\_hsic](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) dse, [sc\\_bool\\_t](#) hys, [sc\\_pad\\_28fdsoi\\_pus\\_t](#) pus, [sc\\_bool\\_t](#) pke, [sc\\_bool\\_t](#) pue)  
*This function configures the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp\\_28fdsoi\\_hsic](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [sc\\_pad\\_28fdsoi\\_dse\\_t](#) \*dse, [sc\\_bool\\_t](#) \*hys, [sc\\_pad\\_28fdsoi\\_pus\\_t](#) \*pus, [sc\\_bool\\_t](#) \*pke, [sc\\_bool\\_t](#) \*pue)  
*This function gets the pad control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_set\\_gp\\_28fdsoi\\_comp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) compen, [sc\\_bool\\_t](#) fastfrz, [uint8\\_t](#) rasrcp, [uint8\\_t](#) rasrcn, [sc\\_bool\\_t](#) nasrc\_sel, [sc\\_bool\\_t](#) psw\_ovr)  
*This function configures the compensation control specific to 28FDSOI.*
- [sc\\_err\\_t sc\\_pad\\_get\\_gp\\_28fdsoi\\_comp](#) (sc\_ipc\_t ipc, [sc\\_pad\\_t](#) pad, [uint8\\_t](#) \*compen, [sc\\_bool\\_t](#) \*fastfrz, [uint8\\_t](#) \*rasrcp, [uint8\\_t](#) \*rasrcn, [sc\\_bool\\_t](#) \*nasrc\_sel, [sc\\_bool\\_t](#) \*compok, [uint8\\_t](#) \*nasrc, [sc\\_bool\\_t](#) \*psw\_ovr)  
*This function gets the compensation control specific to 28FDSOI.*

## 14.16.1 Detailed Description

Header file containing the public API for the System Controller (SC) Pad Control (PAD) function.

## 14.17 platform/svc/misc/api.h File Reference

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

### Macros

- `#define SC_MISC_DMA_GRP_MAX 31U`

*Max DMA channel priority group.*

#### Defines for type widths

- #define `SC_MISC_DMA_GRP_W` 5U  
*Width of `sc_misc_dma_group_t`.*

#### Defines for `sc_misc_boot_status_t`

- #define `SC_MISC_BOOT_STATUS_SUCCESS` 0U  
*Success.*
- #define `SC_MISC_BOOT_STATUS_SECURITY` 1U  
*Security violation.*

#### Defines for `sc_misc_temp_t`

- #define `SC_MISC_TEMP` 0U  
*Temp sensor.*
- #define `SC_MISC_TEMP_HIGH` 1U  
*Temp high alarm.*
- #define `SC_MISC_TEMP_LOW` 2U  
*Temp low alarm.*

#### Defines for `sc_misc_seco_auth_cmd_t`

- #define `SC_MISC_AUTH_CONTAINER` 0U  
*Authenticate container.*
- #define `SC_MISC_VERIFY_IMAGE` 1U  
*Verify image.*
- #define `SC_MISC_REL_CONTAINER` 2U  
*Release container.*
- #define `SC_MISC_SECO_AUTH_SECO_FW` 3U  
*SECO Firmware.*
- #define `SC_MISC_SECO_AUTH_HDMI_TX_FW` 4U  
*HDMI TX Firmware.*
- #define `SC_MISC_SECO_AUTH_HDMI_RX_FW` 5U  
*HDMI RX Firmware.*

#### Defines for `sc_misc_bt_t`

- #define `SC_MISC_BT_PRIMARY` 0U  
*Primary boot.*
- #define `SC_MISC_BT_SECONDARY` 1U  
*Secondary boot.*
- #define `SC_MISC_BT_RECOVERY` 2U  
*Recovery boot.*
- #define `SC_MISC_BT_MANUFACTURE` 3U  
*Manufacture boot.*
- #define `SC_MISC_BT_SERIAL` 4U  
*Serial boot.*



## Typedefs

- typedef [uint8\\_t](#) [sc\\_misc\\_dma\\_group\\_t](#)  
*This type is used to store a DMA channel priority group.*
- typedef [uint8\\_t](#) [sc\\_misc\\_boot\\_status\\_t](#)  
*This type is used report boot status.*
- typedef [uint8\\_t](#) [sc\\_misc\\_seco\\_auth\\_cmd\\_t](#)  
*This type is used to issue SECO authenticate commands.*
- typedef [uint8\\_t](#) [sc\\_misc\\_temp\\_t](#)  
*This type is used report boot status.*
- typedef [uint8\\_t](#) [sc\\_misc\\_bt\\_t](#)  
*This type is used report the boot type.*

## Functions

### Control Functions

- [sc\\_err\\_t](#) [sc\\_misc\\_set\\_control](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_ctrl\\_t](#) ctrl, [uint32\\_t](#) val)  
*This function sets a miscellaneous control value.*
- [sc\\_err\\_t](#) [sc\\_misc\\_get\\_control](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_ctrl\\_t](#) ctrl, [uint32\\_t](#) \*val)  
*This function gets a miscellaneous control value.*

### DMA Functions

- [sc\\_err\\_t](#) [sc\\_misc\\_set\\_max\\_dma\\_group](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_misc\\_dma\\_group\\_t](#) max)  
*This function configures the max DMA channel priority group for a partition.*
- [sc\\_err\\_t](#) [sc\\_misc\\_set\\_dma\\_group](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_misc\\_dma\\_group\\_t](#) group)  
*This function configures the priority group for a DMA channel.*

### Security Functions

- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_image\\_load](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr\_src, [sc\\_faddr\\_t](#) addr\_dst, [uint32\\_t](#) len, [sc\\_bool\\_t](#) fw)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_authenticate](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_misc\\_seco\\_auth\\_cmd\\_t](#) cmd, [sc\\_faddr\\_t](#) addr)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_fuse\\_write](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_enable\\_debug](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_forward\\_lifecycle](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) change)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_return\\_lifecycle](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)
- void [sc\\_misc\\_seco\\_build\\_info](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) \*version, [uint32\\_t](#) \*commit)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_chip\\_info](#) ([sc\\_ipc\\_t](#) ipc, [uint16\\_t](#) \*lc, [uint16\\_t](#) \*monotonic, [uint32\\_t](#) \*uid\_l, [uint32\\_t](#) \*uid\_h)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_attest\\_mode](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) mode)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_attest](#) ([sc\\_ipc\\_t](#) ipc, [uint64\\_t](#) nonce)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_get\\_attest\\_pkey](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_get\\_attest\\_sign](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_attest\\_verify](#) ([sc\\_ipc\\_t](#) ipc, [sc\\_faddr\\_t](#) addr)
- [sc\\_err\\_t](#) [sc\\_misc\\_seco\\_commit](#) ([sc\\_ipc\\_t](#) ipc, [uint32\\_t](#) \*info)

### Debug Functions

- void [sc\\_misc\\_debug\\_out](#) ([sc\\_ipc\\_t](#) ipc, [uint8\\_t](#) ch)

- This function is used output a debug character from the SCU UART.*
- `sc_err_t sc_misc_waveform_capture` (`sc_ipc_t ipc`, `sc_bool_t enable`)  
*This function starts/stops emulation waveform capture.*
- `void sc_misc_build_info` (`sc_ipc_t ipc`, `uint32_t *build`, `uint32_t *commit`)  
*This function is used to return the SCFW build info.*
- `void sc_misc_api_ver` (`sc_ipc_t ipc`, `uint16_t *cl_maj`, `uint16_t *cl_min`, `uint16_t *sv_maj`, `uint16_t *sv_min`)  
*This function is used to return the SCFW API versions.*
- `void sc_misc_unique_id` (`sc_ipc_t ipc`, `uint32_t *id_l`, `uint32_t *id_h`)  
*This function is used to return the device's unique ID.*

## Other Functions

- `sc_err_t sc_misc_set_ari` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_rsrc_t resource_mst`, `uint16_t ari`, `sc_bool_t enable`)  
*This function configures the ARI match value for PCIe/SATA resources.*
- `void sc_misc_boot_status` (`sc_ipc_t ipc`, `sc_misc_boot_status_t status`)  
*This function reports boot status.*
- `sc_err_t sc_misc_boot_done` (`sc_ipc_t ipc`, `sc_rsrc_t cpu`)  
*This function tells the SCFW that a CPU is done booting.*
- `sc_err_t sc_misc_otf_fuse_read` (`sc_ipc_t ipc`, `uint32_t word`, `uint32_t *val`)  
*This function reads a given fuse word index.*
- `sc_err_t sc_misc_otf_fuse_write` (`sc_ipc_t ipc`, `uint32_t word`, `uint32_t val`)  
*This function writes a given fuse word index.*
- `sc_err_t sc_misc_set_temp` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_misc_temp_t temp`, `int16_t celsius`, `int8_t tenths`)  
*This function sets a temp sensor alarm.*
- `sc_err_t sc_misc_get_temp` (`sc_ipc_t ipc`, `sc_rsrc_t resource`, `sc_misc_temp_t temp`, `int16_t *celsius`, `int8_t *tenths`)  
*This function gets a temp sensor value.*
- `void sc_misc_get_boot_dev` (`sc_ipc_t ipc`, `sc_rsrc_t *dev`)  
*This function returns the boot device.*
- `sc_err_t sc_misc_get_boot_type` (`sc_ipc_t ipc`, `sc_misc_bt_t *type`)  
*This function returns the boot type.*
- `void sc_misc_get_button_status` (`sc_ipc_t ipc`, `sc_bool_t *status`)  
*This function returns the current status of the ON/OFF button.*
- `sc_err_t sc_misc_rompatch_checksum` (`sc_ipc_t ipc`, `uint32_t *checksum`)  
*This function returns the ROM patch checksum.*
- `sc_err_t sc_misc_board_ioctl` (`sc_ipc_t ipc`, `uint32_t *parm1`, `uint32_t *parm2`, `uint32_t *parm3`)  
*This function calls the board IOCTL function.*

### 14.17.1 Detailed Description

Header file containing the public API for the System Controller (SC) Miscellaneous (MISC) function.

## 14.18 platform/svc/timer/api.h File Reference

Header file containing the public API for the System Controller (SC) Timer function.

### Macros

#### Defines for type widths

- `#define SC_TIMER_ACTION_W 3U`  
*Width of `sc_timer_wdog_action_t`.*

#### Defines for `sc_timer_wdog_action_t`

- `#define SC_TIMER_WDOG_ACTION_PARTITION 0U`  
*Reset partition.*
- `#define SC_TIMER_WDOG_ACTION_WARM 1U`  
*Warm reset system.*
- `#define SC_TIMER_WDOG_ACTION_COLD 2U`  
*Cold reset system.*
- `#define SC_TIMER_WDOG_ACTION_BOARD 3U`  
*Reset board.*
- `#define SC_TIMER_WDOG_ACTION_IRQ 4U`  
*Only generate IRQs.*

#### Typedefs

- `typedef uint8_t sc_timer_wdog_action_t`  
*This type is used to configure the watchdog action.*
- `typedef uint32_t sc_timer_wdog_time_t`  
*This type is used to declare a watchdog time value in milliseconds.*

#### Functions

##### Wathdog Functions

- `sc_err_t sc_timer_set_wdog_timeout` (`sc_ipc_t` ipc, `sc_timer_wdog_time_t` timeout)  
*This function sets the watchdog timeout in milliseconds.*
- `sc_err_t sc_timer_set_wdog_pre_timeout` (`sc_ipc_t` ipc, `sc_timer_wdog_time_t` pre\_timeout)  
*This function sets the watchdog pre-timeout in milliseconds.*
- `sc_err_t sc_timer_start_wdog` (`sc_ipc_t` ipc, `sc_bool_t` lock)  
*This function starts the watchdog.*
- `sc_err_t sc_timer_stop_wdog` (`sc_ipc_t` ipc)  
*This function stops the watchdog if it is not locked.*
- `sc_err_t sc_timer_ping_wdog` (`sc_ipc_t` ipc)  
*This function pings (services, kicks) the watchdog resetting the time before expiration back to the timeout.*
- `sc_err_t sc_timer_get_wdog_status` (`sc_ipc_t` ipc, `sc_timer_wdog_time_t` \*timeout, `sc_timer_wdog_time_t` \*max\_timeout, `sc_timer_wdog_time_t` \*remaining\_time)  
*This function gets the status of the watchdog.*
- `sc_err_t sc_timer_pt_get_wdog_status` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_bool_t` \*enb, `sc_timer_wdog_time_t` \*timeout, `sc_timer_wdog_time_t` \*remaining\_time)  
*This function gets the status of the watchdog of a partition.*
- `sc_err_t sc_timer_set_wdog_action` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_timer_wdog_action_t` action)  
*This function configures the action to be taken when a watchdog expires.*

##### Real-Time Clock (RTC) Functions

- `sc_err_t sc_timer_set_rtc_time` (`sc_ipc_t` ipc, `uint16_t` year, `uint8_t` mon, `uint8_t` day, `uint8_t` hour, `uint8_t` min, `uint8_t` sec)

- This function sets the RTC time.*
- `sc_err_t sc_timer_get_rtc_time` (`sc_ipc_t ipc`, `uint16_t *year`, `uint8_t *mon`, `uint8_t *day`, `uint8_t *hour`, `uint8_t *min`, `uint8_t *sec`)
- This function gets the RTC time.*
- `sc_err_t sc_timer_get_rtc_sec1970` (`sc_ipc_t ipc`, `uint32_t *sec`)
- This function gets the RTC time in seconds since 1/1/1970.*
- `sc_err_t sc_timer_set_rtc_alarm` (`sc_ipc_t ipc`, `uint16_t year`, `uint8_t mon`, `uint8_t day`, `uint8_t hour`, `uint8_t min`, `uint8_t sec`)
- This function sets the RTC alarm.*
- `sc_err_t sc_timer_set_rtc_periodic_alarm` (`sc_ipc_t ipc`, `uint32_t sec`)
- This function sets the RTC alarm (periodic mode).*
- `sc_err_t sc_timer_cancel_rtc_alarm` (`sc_ipc_t ipc`)
- This function cancels the RTC alarm.*
- `sc_err_t sc_timer_set_rtc_calb` (`sc_ipc_t ipc`, `int8_t count`)
- This function sets the RTC calibration value.*

### System Counter (SYSCTR) Functions

- `sc_err_t sc_timer_set_sysctr_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)
- This function sets the SYSCTR alarm.*
- `sc_err_t sc_timer_set_sysctr_periodic_alarm` (`sc_ipc_t ipc`, `uint64_t ticks`)
- This function sets the SYSCTR alarm (periodic mode).*
- `sc_err_t sc_timer_cancel_sysctr_alarm` (`sc_ipc_t ipc`)
- This function cancels the SYSCTR alarm.*

#### 14.18.1 Detailed Description

Header file containing the public API for the System Controller (SC) Timer function.

### 14.19 platform/svc/pm/api.h File Reference

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

#### Macros

##### Defines for type widths

- #define `SC_PM_POWER_MODE_W` 2U  
*Width of `sc_pm_power_mode_t`.*
- #define `SC_PM_CLOCK_MODE_W` 3U  
*Width of `sc_pm_clock_mode_t`.*
- #define `SC_PM_RESET_TYPE_W` 2U  
*Width of `sc_pm_reset_type_t`.*
- #define `SC_PM_RESET_REASON_W` 4U  
*Width of `sc_pm_reset_reason_t`.*

##### Defines for ALL parameters

- #define `SC_PM_CLK_ALL` ((`sc_pm_clk_t`) UINT8\_MAX)  
*All clocks.*

**Defines for `sc_pm_power_mode_t`**

- #define `SC_PM_PW_MODE_OFF` 0U  
*Power off.*
- #define `SC_PM_PW_MODE_STBY` 1U  
*Power in standby.*
- #define `SC_PM_PW_MODE_LP` 2U  
*Power in low-power.*
- #define `SC_PM_PW_MODE_ON` 3U  
*Power on.*

**Defines for `sc_pm_clk_t`**

- #define `SC_PM_CLK_SLV_BUS` 0U  
*Slave bus clock.*
- #define `SC_PM_CLK_MST_BUS` 1U  
*Master bus clock.*
- #define `SC_PM_CLK_PER` 2U  
*Peripheral clock.*
- #define `SC_PM_CLK_PHY` 3U  
*Phy clock.*
- #define `SC_PM_CLK_MISC` 4U  
*Misc clock.*
- #define `SC_PM_CLK_MISC0` 0U  
*Misc 0 clock.*
- #define `SC_PM_CLK_MISC1` 1U  
*Misc 1 clock.*
- #define `SC_PM_CLK_MISC2` 2U  
*Misc 2 clock.*
- #define `SC_PM_CLK_MISC3` 3U  
*Misc 3 clock.*
- #define `SC_PM_CLK_MISC4` 4U  
*Misc 4 clock.*
- #define `SC_PM_CLK_CPU` 2U  
*CPU clock.*
- #define `SC_PM_CLK_PLL` 4U  
*PLL.*
- #define `SC_PM_CLK_BYPASS` 4U  
*Bypass clock.*

**Defines for `sc_pm_clk_mode_t`**

- #define `SC_PM_CLK_MODE_ROM_INIT` 0U  
*Clock is initialized by ROM.*
- #define `SC_PM_CLK_MODE_OFF` 1U  
*Clock is disabled.*
- #define `SC_PM_CLK_MODE_ON` 2U  
*Clock is enabled.*
- #define `SC_PM_CLK_MODE_AUTOGATE_SW` 3U  
*Clock is in SW autogate mode.*
- #define `SC_PM_CLK_MODE_AUTOGATE_HW` 4U  
*Clock is in HW autogate mode.*
- #define `SC_PM_CLK_MODE_AUTOGATE_SW_HW` 5U  
*Clock is in SW-HW autogate mode.*

**Defines for `sc_pm_clk_parent_t`**

- #define `SC_PM_PARENT_XTAL` 0U  
*Parent is XTAL.*
- #define `SC_PM_PARENT_PLL0` 1U  
*Parent is PLL0.*
- #define `SC_PM_PARENT_PLL1` 2U  
*Parent is PLL1 or PLL0/2.*
- #define `SC_PM_PARENT_PLL2` 3U  
*Parent in PLL2 or PLL0/4.*
- #define `SC_PM_PARENT_BYPS` 4U  
*Parent is a bypass clock.*

**Defines for `sc_pm_reset_type_t`**

- #define `SC_PM_RESET_TYPE_COLD` 0U  
*Cold reset.*
- #define `SC_PM_RESET_TYPE_WARM` 1U  
*Warm reset.*
- #define `SC_PM_RESET_TYPE_BOARD` 2U  
*Board reset.*

**Defines for `sc_pm_reset_reason_t`**

- #define `SC_PM_RESET_REASON_POR` 0U  
*Power on reset.*
- #define `SC_PM_RESET_REASON_JTAG` 1U  
*JTAG reset.*
- #define `SC_PM_RESET_REASON_SW` 2U  
*Software reset.*
- #define `SC_PM_RESET_REASON_WDOG` 3U  
*Partition watchdog reset.*
- #define `SC_PM_RESET_REASON_LOCKUP` 4U  
*SCU lockup reset.*
- #define `SC_PM_RESET_REASON_SNVS` 5U  
*SNVS reset.*
- #define `SC_PM_RESET_REASON_TEMP` 6U  
*Temp panic reset.*
- #define `SC_PM_RESET_REASON_MSI` 7U  
*MSI reset.*
- #define `SC_PM_RESET_REASON_UECC` 8U  
*ECC reset.*
- #define `SC_PM_RESET_REASON_SCFW_WDOG` 9U  
*SCFW watchdog reset.*
- #define `SC_PM_RESET_REASON_ROM_WDOG` 10U  
*SCU ROM watchdog reset.*
- #define `SC_PM_RESET_REASON_SECO` 11U  
*SECO reset.*
- #define `SC_PM_RESET_REASON_SCFW_FAULT` 12U  
*SCFW fault reset.*

**Defines for `sc_pm_sys_if_t`**

- #define `SC_PM_SYS_IF_INTERCONNECT` 0U  
*System interconnect.*
- #define `SC_PM_SYS_IF_MU` 1U  
*AP -> SCU message units.*
- #define `SC_PM_SYS_IF_OCMEM` 2U  
*On-chip memory (ROM/OCRAM)*
- #define `SC_PM_SYS_IF_DDR` 3U  
*DDR memory.*

#### Defines for `sc_pm_wake_src_t`

- #define `SC_PM_WAKE_SRC_NONE` 0U  
*No wake source, used for self-kill.*
- #define `SC_PM_WAKE_SRC_SCU` 1U  
*Wakeup from SCU to resume CPU (IRQSTEER & GIC powered down)*
- #define `SC_PM_WAKE_SRC_IRQSTEER` 2U  
*Wakeup from IRQSTEER to resume CPU (GIC powered down)*
- #define `SC_PM_WAKE_SRC_IRQSTEER_GIC` 3U  
*Wakeup from IRQSTEER+GIC to wake CPU (GIC clock gated)*
- #define `SC_PM_WAKE_SRC_GIC` 4U  
*Wakeup from GIC to wake CPU.*

#### Typedefs

- typedef `uint8_t sc_pm_power_mode_t`  
*This type is used to declare a power mode.*
- typedef `uint8_t sc_pm_clk_t`  
*This type is used to declare a clock.*
- typedef `uint8_t sc_pm_clk_mode_t`  
*This type is used to declare a clock mode.*
- typedef `uint8_t sc_pm_clk_parent_t`  
*This type is used to declare the clock parent.*
- typedef `uint32_t sc_pm_clock_rate_t`  
*This type is used to declare clock rates.*
- typedef `uint8_t sc_pm_reset_type_t`  
*This type is used to declare a desired reset type.*
- typedef `uint8_t sc_pm_reset_reason_t`  
*This type is used to declare a reason for a reset.*
- typedef `uint8_t sc_pm_sys_if_t`  
*This type is used to specify a system-level interface to be power managed.*
- typedef `uint8_t sc_pm_wake_src_t`  
*This type is used to specify a wake source for CPU resources.*

## Functions

### Power Functions

- [sc\\_err\\_t sc\\_pm\\_set\\_sys\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the system power mode.*
- [sc\\_err\\_t sc\\_pm\\_set\\_partition\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the power mode of a partition.*
- [sc\\_err\\_t sc\\_pm\\_get\\_sys\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) \*mode)  
*This function gets the power mode of a partition.*
- [sc\\_err\\_t sc\\_pm\\_set\\_resource\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function sets the power mode of a resource.*
- [sc\\_err\\_t sc\\_pm\\_set\\_resource\\_power\\_mode\\_all](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_rsrc\\_t](#) exclude)  
*This function sets the power mode for all the resources owned by a child partition.*
- [sc\\_err\\_t sc\\_pm\\_get\\_resource\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) \*mode)  
*This function gets the power mode of a resource.*
- [sc\\_err\\_t sc\\_pm\\_req\\_low\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode)  
*This function requests the low power mode some of the resources can enter based on their state.*
- [sc\\_err\\_t sc\\_pm\\_req\\_cpu\\_low\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_power\\_mode\\_t](#) mode, [sc\\_pm\\_wake\\_src\\_t](#) wake\_src)  
*This function requests low-power mode entry for CPU/cluster resources.*
- [sc\\_err\\_t sc\\_pm\\_set\\_cpu\\_resume\\_addr](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_faddr\\_t](#) address)  
*This function is used to set the resume address of a CPU.*
- [sc\\_err\\_t sc\\_pm\\_set\\_cpu\\_resume](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) isPrimary, [sc\\_faddr\\_t](#) address)  
*This function is used to set parameters for CPU resume from low-power mode.*
- [sc\\_err\\_t sc\\_pm\\_req\\_sys\\_if\\_power\\_mode](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_sys\\_if\\_t](#) sys\_if, [sc\\_pm\\_power\\_mode\\_t](#) hpm, [sc\\_pm\\_power\\_mode\\_t](#) lpm)  
*This function requests the power mode configuration for system-level interfaces including messaging units, interconnect, and memories.*

### Clock/PLL Functions

- [sc\\_err\\_t sc\\_pm\\_set\\_clock\\_rate](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function sets the rate of a resource's clock/PLL.*
- [sc\\_err\\_t sc\\_pm\\_get\\_clock\\_rate](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clock\\_rate\\_t](#) \*rate)  
*This function gets the rate of a resource's clock/PLL.*
- [sc\\_err\\_t sc\\_pm\\_clock\\_enable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_bool\\_t](#) enable, [sc\\_bool\\_t](#) autog)  
*This function enables/disables a resource's clock.*
- [sc\\_err\\_t sc\\_pm\\_set\\_clock\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) parent)  
*This function sets the parent of a resource's clock.*
- [sc\\_err\\_t sc\\_pm\\_get\\_clock\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_pm\\_clk\\_t](#) clk, [sc\\_pm\\_clk\\_parent\\_t](#) \*parent)  
*This function gets the parent of a resource's clock.*

### Reset Functions

- [sc\\_err\\_t sc\\_pm\\_reset](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_type\\_t](#) type)  
*This function is used to reset the system.*
- [sc\\_err\\_t sc\\_pm\\_reset\\_reason](#) (sc\_ipc\_t ipc, [sc\\_pm\\_reset\\_reason\\_t](#) \*reason)  
*This function gets a caller's reset reason.*
- [sc\\_err\\_t sc\\_pm\\_get\\_reset\\_part](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) \*pt)



- This function gets the partition that caused a reset.*
- `sc_err_t sc_pm_boot` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_rsrc_t` resource\_cpu, `sc_faddr_t` boot\_addr, `sc_rsrc_t` resource\_mu, `sc_rsrc_t` resource\_dev)
- This function is used to boot a partition.*
- `sc_err_t sc_pm_set_boot_parm` (`sc_ipc_t` ipc, `sc_rsrc_t` resource\_cpu, `sc_faddr_t` boot\_addr, `sc_rsrc_t` resource\_mu, `sc_rsrc_t` resource\_dev)
- This function is used to change the boot parameters for a partition.*
- `void sc_pm_reboot` (`sc_ipc_t` ipc, `sc_pm_reset_type_t` type)
- This function is used to reboot the caller's partition.*
- `sc_err_t sc_pm_reboot_partition` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt, `sc_pm_reset_type_t` type)
- This function is used to reboot a partition.*
- `sc_err_t sc_pm_reboot_continue` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt)
- This function is used to continue the reboot a partition.*
- `sc_err_t sc_pm_cpu_start` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_bool_t` enable, `sc_faddr_t` address)
- This function is used to start/stop a CPU.*
- `void sc_pm_cpu_reset` (`sc_ipc_t` ipc, `sc_rsrc_t` resource, `sc_faddr_t` address)
- This function is used to reset a CPU.*
- `sc_bool_t sc_pm_is_partition_started` (`sc_ipc_t` ipc, `sc_rm_pt_t` pt)
- This function returns a bool indicating if a partition was started.*

### 14.19.1 Detailed Description

Header file containing the public API for the System Controller (SC) Power Management (PM) function.

This includes functions for power state control, clock control, reset control, and wake-up event control.

## 14.20 platform/svc/rm/api.h File Reference

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

### Macros

#### Defines for type widths

- `#define SC_RM_PARTITION_W` 5U  
*Width of `sc_rm_pt_t`.*
- `#define SC_RM_MEMREG_W` 6U  
*Width of `sc_rm_mr_t`.*
- `#define SC_RM_DID_W` 4U  
*Width of `sc_rm_did_t`.*
- `#define SC_RM_SID_W` 6U  
*Width of `sc_rm_sid_t`.*
- `#define SC_RM_SPA_W` 2U  
*Width of `sc_rm_spa_t`.*
- `#define SC_RM_PERM_W` 3U  
*Width of `sc_rm_perm_t`.*

#### Defines for ALL parameters

- `#define SC_RM_PT_ALL` ((`sc_rm_pt_t`) UINT8\_MAX)  
*All partitions.*

- #define [SC\\_RM\\_MR\\_ALL](#) (([sc\\_rm\\_mr\\_t](#)) UINT8\_MAX)  
*All memory regions.*

#### Defines for [sc\\_rm\\_spa\\_t](#)

- #define [SC\\_RM\\_SPA\\_PASSTHRU](#) 0U  
*Pass through (attribute driven by master)*
- #define [SC\\_RM\\_SPA\\_PASSSID](#) 1U  
*Pass through and output on SID.*
- #define [SC\\_RM\\_SPA\\_ASSERT](#) 2U  
*Assert (force to be secure/privileged)*
- #define [SC\\_RM\\_SPA\\_NEGATE](#) 3U  
*Negate (force to be non-secure/user)*

#### Defines for [sc\\_rm\\_perm\\_t](#)

- #define [SC\\_RM\\_PERM\\_NONE](#) 0U  
*No access.*
- #define [SC\\_RM\\_PERM\\_SEC\\_R](#) 1U  
*Secure RO.*
- #define [SC\\_RM\\_PERM\\_SECPRIV\\_RW](#) 2U  
*Secure privilege R/W.*
- #define [SC\\_RM\\_PERM\\_SEC\\_RW](#) 3U  
*Secure R/W.*
- #define [SC\\_RM\\_PERM\\_NSPRIV\\_R](#) 4U  
*Secure R/W, non-secure privilege RO.*
- #define [SC\\_RM\\_PERM\\_NS\\_R](#) 5U  
*Secure R/W, non-secure RO.*
- #define [SC\\_RM\\_PERM\\_NSPRIV\\_RW](#) 6U  
*Secure R/W, non-secure privilege R/W.*
- #define [SC\\_RM\\_PERM\\_FULL](#) 7U  
*Full access.*

#### Typedefs

- typedef [uint8\\_t](#) [sc\\_rm\\_pt\\_t](#)  
*This type is used to declare a resource partition.*
- typedef [uint8\\_t](#) [sc\\_rm\\_mr\\_t](#)  
*This type is used to declare a memory region.*
- typedef [uint8\\_t](#) [sc\\_rm\\_did\\_t](#)  
*This type is used to declare a resource domain ID used by the isolation HW.*
- typedef [uint16\\_t](#) [sc\\_rm\\_sid\\_t](#)  
*This type is used to declare an SMMU StreamID.*
- typedef [uint8\\_t](#) [sc\\_rm\\_spa\\_t](#)  
*This type is a used to declare master transaction attributes.*
- typedef [uint8\\_t](#) [sc\\_rm\\_perm\\_t](#)  
*This type is used to declare a resource/memory region access permission.*

## Functions

### Partition Functions

- [sc\\_err\\_t sc\\_rm\\_partition\\_alloc](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) \*pt, [sc\\_bool\\_t](#) secure, [sc\\_bool\\_t](#) isolated, [sc\\_bool\\_t](#) restricted, [sc\\_bool\\_t](#) grant, [sc\\_bool\\_t](#) coherent)  
*This function requests that the SC create a new resource partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_confidential](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_bool\\_t](#) retro)  
*This function makes a partition confidential.*
- [sc\\_err\\_t sc\\_rm\\_partition\\_free](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function frees a partition and assigns all resources to the caller.*
- [sc\\_rm\\_did\\_t sc\\_rm\\_get\\_did](#) (sc\_ipc\_t ipc)  
*This function returns the DID of a partition.*
- [sc\\_err\\_t sc\\_rm\\_partition\\_static](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_did\\_t](#) did)  
*This function forces a partition to use a specific static DID.*
- [sc\\_err\\_t sc\\_rm\\_partition\\_lock](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt)  
*This function locks a partition.*
- [sc\\_err\\_t sc\\_rm\\_get\\_partition](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) \*pt)  
*This function gets the partition handle of the caller.*
- [sc\\_err\\_t sc\\_rm\\_set\\_parent](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_pt\\_t](#) pt\_parent)  
*This function sets a new parent for a partition.*
- [sc\\_err\\_t sc\\_rm\\_move\\_all](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt\_src, [sc\\_rm\\_pt\\_t](#) pt\_dst, [sc\\_bool\\_t](#) move\_rsrc, [sc\\_bool\\_t](#) move\_pads)  
*This function moves all movable resources/pads owned by a source partition to a destination partition.*

### Resource Functions

- [sc\\_err\\_t sc\\_rm\\_assign\\_resource](#) (sc\_ipc\_t ipc, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rsrc\\_t](#) resource)  
*This function assigns ownership of a resource to a partition.*
- [sc\\_err\\_t sc\\_rm\\_set\\_resource\\_movable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource\_fst, [sc\\_rsrc\\_t](#) resource\_lst, [sc\\_bool\\_t](#) movable)  
*This function flags resources as movable or not.*
- [sc\\_err\\_t sc\\_rm\\_set\\_subsys\\_rsrc\\_movable](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_bool\\_t](#) movable)  
*This function flags all of a subsystem's resources as movable or not.*
- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_attributes](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_spa\\_t](#) sa, [sc\\_rm\\_spa\\_t](#) pa, [sc\\_bool\\_t](#) smmu\_bypass)  
*This function sets attributes for a resource which is a bus master (i.e.*
- [sc\\_err\\_t sc\\_rm\\_set\\_master\\_sid](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) sid)  
*This function sets the StreamID for a resource which is a bus master (i.e.*
- [sc\\_err\\_t sc\\_rm\\_set\\_peripheral\\_permissions](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)  
*This function sets access permissions for a peripheral resource.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_owned](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function gets ownership status of a resource.*
- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_owner](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) \*pt)  
*This function is used to get the owner of a resource.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_master](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function is used to test if a resource is a bus master.*
- [sc\\_bool\\_t sc\\_rm\\_is\\_resource\\_peripheral](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource)  
*This function is used to test if a resource is a peripheral.*
- [sc\\_err\\_t sc\\_rm\\_get\\_resource\\_info](#) (sc\_ipc\_t ipc, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) \*sid)  
*This function is used to obtain info about a resource.*

### Memory Region Functions

- `sc_err_t sc_rm_memreg_alloc` (`sc_ipc_t ipc`, `sc_rm_mr_t *mr`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)  
*This function requests that the SC create a new memory region.*
- `sc_err_t sc_rm_memreg_split` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`, `sc_rm_mr_t *mr_ret`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)  
*This function requests that the SC split a memory region.*
- `sc_err_t sc_rm_memreg_frag` (`sc_ipc_t ipc`, `sc_rm_mr_t *mr_ret`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)  
*This function requests that the SC fragment a memory region.*
- `sc_err_t sc_rm_memreg_free` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`)  
*This function frees a memory region.*
- `sc_err_t sc_rm_find_memreg` (`sc_ipc_t ipc`, `sc_rm_mr_t *mr`, `sc_faddr_t addr_start`, `sc_faddr_t addr_end`)  
*Internal SC function to find a memory region.*
- `sc_err_t sc_rm_assign_memreg` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_rm_mr_t mr`)  
*This function assigns ownership of a memory region.*
- `sc_err_t sc_rm_set_memreg_permissions` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`, `sc_rm_pt_t pt`, `sc_rm_perm_t perm`)  
*This function sets access permissions for a memory region.*
- `sc_bool_t sc_rm_is_memreg_owned` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`)  
*This function gets ownership status of a memory region.*
- `sc_err_t sc_rm_get_memreg_info` (`sc_ipc_t ipc`, `sc_rm_mr_t mr`, `sc_faddr_t *addr_start`, `sc_faddr_t *addr_end`)  
*This function is used to obtain info about a memory region.*

### Pad Functions

- `sc_err_t sc_rm_assign_pad` (`sc_ipc_t ipc`, `sc_rm_pt_t pt`, `sc_pad_t pad`)  
*This function assigns ownership of a pad to a partition.*
- `sc_err_t sc_rm_set_pad_movable` (`sc_ipc_t ipc`, `sc_pad_t pad_fst`, `sc_pad_t pad_lst`, `sc_bool_t movable`)  
*This function flags pads as movable or not.*
- `sc_bool_t sc_rm_is_pad_owned` (`sc_ipc_t ipc`, `sc_pad_t pad`)  
*This function gets ownership status of a pad.*

### Debug Functions

- `void sc_rm_dump` (`sc_ipc_t ipc`)  
*This function dumps the RM state for debug.*

## 14.20.1 Detailed Description

Header file containing the public API for the System Controller (SC) Resource Management (RM) function.

This includes functions for partitioning resources, pads, and memory regions.

## 14.21 platform/svc/irq/svc.h File Reference

Header file containing the API for the System Controller (SC) Interrupt (IRQ) function.

### Functions

- `sc_err_t irq_enable` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t mask`, `sc_bool_t enable`)  
*Internal SC function to enable/disable interrupts.*
- `sc_err_t irq_status` (`sc_rm_pt_t caller_pt`, `sc_rsrc_t resource`, `sc_irq_group_t group`, `uint32_t *status`)  
*Internal SC function to get and clear interrupt status.*

### 14.21.1 Detailed Description

Header file containing the API for the System Controller (SC) Interrupt (IRQ) function.

## 14.22 platform/svc/seco/svc.h File Reference

Header file containing the API for the System Controller (SC) Security (SECO) function.

### Functions

- [sc\\_err\\_t seco\\_get\\_mp\\_key](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)  
*Internal SC function to get manufacturing protection public key.*
- [sc\\_err\\_t seco\\_update\\_mpmr](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr, [uint8\\_t](#) size, [uint8\\_t](#) lock)  
*Internal SC function to update manufacturing protection message register.*
- [sc\\_err\\_t seco\\_get\\_mp\\_sign](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) msg\_addr, [uint16\\_t](#) msg\_size, [sc\\_faddr\\_t](#) dst\_addr, [uint16\\_t](#) dst\_size)  
*Internal SC function to get manufacturing protection signature.*

### Internal Functions

- [sc\\_err\\_t seco\\_init](#) ([sc\\_bool\\_t](#) api\_phase)  
*Internal SC function to initialize the SECO service.*
- [sc\\_err\\_t seco\\_image\\_load](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr\_src, [sc\\_faddr\\_t](#) addr\_dst, [uint32\\_t](#) len, [sc\\_bool\\_t](#) fw)  
*Internal SC function to load a SECO image.*
- [sc\\_err\\_t seco\\_authenticate](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_seco\\_auth\\_cmd\\_t](#) cmd, [sc\\_faddr\\_t](#) addr)  
*Internal SC function to authenticate a SECO image or command.*
- [sc\\_err\\_t seco\\_load\\_key](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint32\\_t](#) id, [sc\\_faddr\\_t](#) addr)  
*Internal SC function to load a SECO key.*
- [sc\\_err\\_t seco\\_gen\\_key\\_blob](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint32\\_t](#) id, [sc\\_faddr\\_t](#) load\_addr, [sc\\_faddr\\_t](#) export\_addr, [uint16\\_t](#) max\_size)  
*Internal SC function to generate a key blob.*
- [sc\\_err\\_t seco\\_fuse\\_write](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr)  
*Internal SC function to securely write a group of fuse words.*
- [sc\\_err\\_t seco\\_patch](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr)  
*Internal SC function to apply a patch.*
- [sc\\_err\\_t seco\\_enable\\_debug](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr)  
*Internal SC function to securely enable debug.*
- [sc\\_err\\_t seco\\_forward\\_lifecycle](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint32\\_t](#) change)  
*Internal SC function to update the lifecycle.*
- [sc\\_err\\_t seco\\_return\\_lifecycle](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_faddr\\_t](#) addr)  
*Internal SC function to securely reverse the lifecycle.*
- [void seco\\_build\\_info](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint32\\_t](#) \*version, [uint32\\_t](#) \*commit)  
*Internal SC function to return SECO FW version info.*
- [sc\\_err\\_t seco\\_chip\\_info](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint16\\_t](#) \*lc, [uint16\\_t](#) \*monotonic, [uint32\\_t](#) \*uid\_l, [uint32\\_t](#) \*uid\_h)  
*Internal SC function to return SECO chip info.*
- [sc\\_err\\_t seco\\_get\\_event](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint8\\_t](#) idx, [uint32\\_t](#) \*event)  
*Internal SC function to return an event from the SECO error log.*
- [sc\\_err\\_t seco\\_attest\\_mode](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [uint32\\_t](#) mode)  
*Internal SC function to set the attestation mode.*

- `sc_err_t seco_attest (sc_rm_pt_t caller_pt, uint64_t nonce)`  
*Internal SC function to request atestation.*
- `sc_err_t seco_get_attest_pkey (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to retrieve attestation public key.*
- `sc_err_t seco_get_attest_sign (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to retrieve attestation signature and parameters.*
- `sc_err_t seco_attest_verify (sc_rm_pt_t caller_pt, sc_faddr_t addr)`  
*Internal SC function to verify attestation.*
- `sc_err_t seco_commit (sc_rm_pt_t caller_pt, uint32_t *info)`  
*Internal SC function to commit SRK/FW changes.*

### 14.22.1 Detailed Description

Header file containing the API for the System Controller (SC) Security (SECO) function.

## 14.23 platform/svc/pad/svc.h File Reference

Header file containing the API for the System Controller (SC) Pad Control (PAD) function.

### Functions

#### Internal Functions

- void `pad_init (sc_bool_t api_phase)`  
*Internal SC function to initialize the PAD service.*
- `sc_err_t pad_set (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t val)`  
*Internal SC function to set the pad value.*
- `sc_err_t pad_set_mux (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t mux, sc_pad_config_t config, sc_pad_iso_t iso)`  
*Internal SC function to set the pad mux.*
- void `pad_force_mux (sc_pad_t pad, uint8_t mux, sc_pad_config_t config, sc_pad_iso_t iso)`
- `sc_err_t pad_set_gp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t ctrl)`  
*Internal SC function to set the pad control.*
- `sc_err_t pad_set_wakeup (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_wakeup_t wakeup)`  
*Internal SC function to set the pad wakeup control.*
- `sc_err_t pad_set_all (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t mux, sc_pad_config_t config, sc_pad_iso_t iso, uint32_t ctrl, sc_pad_wakeup_t wakeup)`  
*Internal SC function to configure a pad.*
- `sc_err_t pad_get (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t *val)`  
*Internal SC function to get the pad value.*
- `sc_err_t pad_get_mux (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso)`  
*Internal SC function to get the pad mux.*
- `sc_err_t pad_get_gp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint32_t *ctrl)`  
*Internal SC function to get the pad control.*
- `sc_err_t pad_get_wakeup (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_wakeup_t *wakeup)`  
*Internal SC function to get the pad wakeup control.*
- `sc_err_t pad_get_all (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *mux, sc_pad_config_t *config, sc_pad_iso_t *iso, uint32_t *ctrl, sc_pad_wakeup_t *wakeup)`  
*Internal SC function to get a pad's configuration.*

- `sc_err_t pad_set_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_pad_28fdsoi_ps_t ps)`  
Internal SC function to set the pad control specific to 28FDSOI.
- `sc_err_t pad_get_gp_28fdsoi (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_pad_28fdsoi_ps_t *ps)`  
Internal SC function to get the pad control specific to 28FDSOI.
- `sc_err_t pad_set_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t dse, sc_bool_t hyp, sc_pad_28fdsoi_pus_t pus, sc_bool_t pke, sc_bool_t pue)`  
Internal SC function to set the pad control specific to 28FDSOI.
- `sc_err_t pad_get_gp_28fdsoi_hsic (sc_rm_pt_t caller_pt, sc_pad_t pad, sc_pad_28fdsoi_dse_t *dse, sc_bool_t *hyp, sc_pad_28fdsoi_pus_t *pus, sc_bool_t *pke, sc_bool_t *pue)`  
Internal SC function to get the pad control specific to 28FDSOI.
- `sc_err_t pad_set_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t compen, sc_bool_t fastfrz, uint8_t rasrcp, uint8_t rasrcn, sc_bool_t nasrc_sel, sc_bool_t psw_ovr)`  
Internal SC function to set the pad compensation specific to 28FDSOI.
- `sc_err_t pad_get_gp_28fdsoi_comp (sc_rm_pt_t caller_pt, sc_pad_t pad, uint8_t *compen, sc_bool_t *fastfrz, uint8_t *rasrcp, uint8_t *rasrcn, sc_bool_t *nasrc_sel, sc_bool_t *compok, uint8_t *nasrc, sc_bool_t *psw_ovr)`  
Internal SC function to get the compensation control specific to 28FDSOI.
- `sc_pad_t pad_map_irq (uint8_t irq, uint8_t idx)`  
Internal function to map pad irq and index to pad resource.

### 14.23.1 Detailed Description

Header file containing the API for the System Controller (SC) Pad Control (PAD) function.

## 14.24 platform/svc/misc/svc.h File Reference

Header file containing the API for the System Controller (SC) Miscellaneous (MISC) function.

### Functions

#### Internal Functions

- void `misc_init (sc_bool_t api_phase)`  
Internal SC function to initialize the MISC service.
- `sc_err_t misc_set_control (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_ctrl_t ctrl, uint32_t val)`  
Internal SC function to set a miscellaneous control value.
- `sc_err_t misc_get_control (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_ctrl_t ctrl, uint32_t *val)`  
Internal SC function to get a miscellaneous control value.
- `sc_err_t misc_set_ari (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_rsrc_t resource_mst, uint16_t ari, sc_bool_t enable)`  
Internal SC function to configure the ARI translation for PCIe/SATA resources.
- `sc_err_t misc_set_max_dma_group (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_misc_dma_group_t max)`  
Internal SC function to configure max DMA channel priority group for a partition.
- `sc_err_t misc_set_dma_group (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_misc_dma_group_t group)`  
Internal SC function to configure the priority group for a DMA channel.
- void `misc_boot_status (sc_rm_pt_t caller_pt, sc_misc_boot_status_t status)`  
Internal SC function to report boot status.
- `sc_err_t misc_boot_done (sc_rm_pt_t caller_pt, sc_rsrc_t cpu)`  
Internal SC function to report a CPU has finished initialization.

- [sc\\_err\\_t misc\\_boot\\_done\\_wait \(sc\\_rsrc\\_t cpu\)](#)  
*Internal SC function to wait for a CPU to be done booting.*
- [sc\\_err\\_t misc\\_waveform\\_capture \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_bool\\_t enable\)](#)  
*Internal SC function to start/stop emulation waveform capture.*
- [sc\\_err\\_t misc\\_seco\\_image\\_load \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_faddr\\_t addr\\_src, sc\\_faddr\\_t addr\\_dst, uint32\\_t len, sc\\_bool\\_t fw\)](#)  
*Internal SC function to load a SECO image.*
- [sc\\_err\\_t misc\\_seco\\_authenticate \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_misc\\_seco\\_auth\\_cmd\\_t cmd, sc\\_faddr\\_t addr\)](#)  
*Internal SC function to authenticate a SECO image or command.*
- [sc\\_err\\_t misc\\_seco\\_fuse\\_write \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_faddr\\_t addr\)](#)  
*Internal SC function to securely write a group of fuse words.*
- [sc\\_err\\_t misc\\_seco\\_enable\\_debug \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_faddr\\_t addr\)](#)  
*Internal SC function to securely enable debug.*
- [sc\\_err\\_t misc\\_seco\\_forward\\_lifecycle \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t change\)](#)  
*Internal SC function to update the lifecycle.*
- [sc\\_err\\_t misc\\_seco\\_return\\_lifecycle \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_faddr\\_t addr\)](#)  
*Internal SC function to securely reverse the lifecycle.*
- [void misc\\_seco\\_build\\_info \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t \\*version, uint32\\_t \\*commit\)](#)  
*Internal SC function to return SECO FW version info.*
- [sc\\_err\\_t misc\\_seco\\_chip\\_info \(sc\\_rm\\_pt\\_t caller\\_pt, uint16\\_t \\*lc, uint16\\_t \\*monotonic, uint32\\_t \\*uid\\_l, uint32\\_t \\*uid\\_h\)](#)  
*Internal SC function to return SECO chip info.*
- [sc\\_err\\_t misc\\_seco\\_attest\\_mode \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t mode\)](#)  
*Internal SC function to set the attestation mode.*
- [sc\\_err\\_t misc\\_seco\\_attest \(sc\\_rm\\_pt\\_t caller\\_pt, uint64\\_t nonce\)](#)  
*Internal SC function to request atestation.*
- [sc\\_err\\_t misc\\_seco\\_get\\_attest\\_pkey \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_faddr\\_t addr\)](#)  
*Internal SC function to retrieve attestation public key.*
- [sc\\_err\\_t misc\\_seco\\_get\\_attest\\_sign \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_faddr\\_t addr\)](#)  
*Internal SC function to retrieve attestation signature and parameters.*
- [sc\\_err\\_t misc\\_seco\\_attest\\_verify \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_faddr\\_t addr\)](#)  
*Internal SC function to verify attestation.*
- [sc\\_err\\_t misc\\_seco\\_commit \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t \\*info\)](#)  
*Internal SC function to commit SRK/FW changes.*
- [void misc\\_debug\\_out \(sc\\_rm\\_pt\\_t caller\\_pt, uint8\\_t ch\)](#)  
*Internal SC function to output a debug charcter.*
- [sc\\_err\\_t misc\\_otp\\_fuse\\_read \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t word, uint32\\_t \\*val\)](#)  
*Internal SC function to read otp fuse word.*
- [sc\\_err\\_t misc\\_otp\\_fuse\\_write \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t word, uint32\\_t val\)](#)  
*Internal SC function to write otp fuse word.*
- [sc\\_bool\\_t misc\\_has\\_temp \(sc\\_rsrc\\_t resource\)](#)  
*This function reports if a resource has a temp sensor.*
- [sc\\_err\\_t misc\\_set\\_temp \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_rsrc\\_t resource, sc\\_misc\\_temp\\_t temp, int16\\_t celsius, int8\\_t tenths\)](#)  
*Internal SC function to set a temp sensor alarm.*
- [sc\\_err\\_t misc\\_get\\_temp \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_rsrc\\_t resource, sc\\_misc\\_temp\\_t temp, int16\\_t \\*celsius, int8\\_t \\*tenths\)](#)  
*Internal SC function to get a temp sensor value.*
- [void misc\\_build\\_info \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t \\*build, uint32\\_t \\*commit\)](#)  
*Internal SC function to return SCFW build info.*
- [void misc\\_unique\\_id \(sc\\_rm\\_pt\\_t caller\\_pt, uint32\\_t \\*id\\_l, uint32\\_t \\*id\\_h\)](#)  
*Internal SC function to return the device unique ID.*
- [void misc\\_get\\_boot\\_dev \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_rsrc\\_t \\*dev\)](#)  
*Internal SC function to return the boot device.*
- [sc\\_err\\_t misc\\_get\\_boot\\_type \(sc\\_rm\\_pt\\_t caller\\_pt, sc\\_misc\\_bt\\_t \\*type\)](#)



- Internal SC function to return the boot type.*
- void `misc_get_button_status` (`sc_rm_pt_t` caller\_pt, `sc_bool_t` \*status)
- Internal SC function to return the current status of the ON/OFF button.*
- `sc_err_t` `misc_rompatch_checksum` (`sc_rm_pt_t` caller\_pt, `uint32_t` \*checksum)
- Internal SC function to return the ROM patch checksum.*
- `sc_err_t` `misc_board_ioctl` (`sc_rsrc_t` mu, `uint32_t` \*parm1, `uint32_t` \*parm2, `uint32_t` \*parm3)
- Internal SC function to call board IOCTL.*
- void `misc_api_ver` (`sc_rm_pt_t` caller\_pt, `uint16_t` \*cl\_maj, `uint16_t` \*cl\_min, `uint16_t` \*sv\_maj, `uint16_t` \*sv\_min)
- Internal SC function to return API version info.*

### 14.24.1 Detailed Description

Header file containing the API for the System Controller (SC) Miscellaneous (MISC) function.

## 14.25 platform/svc/timer/svc.h File Reference

Header file containing the API for the System Controller (SC) Timer function.

### Functions

#### Internal Functions

- void `timer_init` (`sc_bool_t` api\_phase)
- Internal SC function to initialize the TIMER service.*
- `sc_err_t` `timer_init_part` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt)
- This function initializes a new partition.*
- `sc_err_t` `timer_set_wdog_timeout` (`sc_rm_pt_t` caller\_pt, `sc_timer_wdog_time_t` timeout)
- Internal SC function to set the watchdog timeout in milliseconds.*
- `sc_err_t` `timer_set_wdog_pre_timeout` (`sc_rm_pt_t` caller\_pt, `sc_timer_wdog_time_t` pre\_timeout)
- Internal SC function to set the watchdog pre-timeout in milliseconds.*
- `sc_err_t` `timer_start_wdog` (`sc_rm_pt_t` caller\_pt, `sc_bool_t` lock)
- Internal SC function to start the watchdog.*
- `sc_err_t` `timer_stop_wdog` (`sc_rm_pt_t` caller\_pt)
- Internal SC function to stop the watchdog (if not locked).*
- void `timer_halt_wdog` (`sc_rm_pt_t` pt)
- Internal SC function to stop halt the wdog when the partition is deleted.*
- `sc_err_t` `timer_ping_wdog` (`sc_rm_pt_t` caller\_pt)
- Internal SC function to ping (services, kicks) the watchdog resetting the time before expiration back to the timeout.*
- `sc_err_t` `timer_get_wdog_status` (`sc_rm_pt_t` caller\_pt, `sc_timer_wdog_time_t` \*timeout, `sc_timer_wdog_time_t` \*max\_timeout, `sc_timer_wdog_time_t` \*remaining\_time)
- Internal SC function to get the status of the watchdog.*
- `sc_err_t` `timer_pt_get_wdog_status` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_bool_t` \*enb, `sc_timer_wdog_time_t` \*timeout, `sc_timer_wdog_time_t` \*remaining\_time)
- Internal SC function to get the status of the watchdog of a partition.*
- `sc_err_t` `timer_set_wdog_action` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_timer_wdog_action_t` action)
- Internal SC function to configure the action to be taken when a watchdog expires.*
- `sc_err_t` `timer_take_wdog_action` (`sc_rm_pt_t` pt)
- Internal SC function to take the wdog action specified.*
- `sc_err_t` `timer_set_rtc_time` (`sc_rm_pt_t` caller\_pt, `uint16_t` year, `uint8_t` mon, `uint8_t` day, `uint8_t` hour, `uint8_t` min, `uint8_t` sec)

- Internal SC function to set the RTC time.*
- `sc_err_t timer_get_rtc_time (sc_rm_pt_t caller_pt, uint16_t *year, uint8_t *mon, uint8_t *day, uint8_t *hour, uint8_t *min, uint8_t *sec)`
- Internal SC function to get the RTC time.*
- `sc_err_t timer_set_rtc_alarm (sc_rm_pt_t caller_pt, uint16_t year, uint8_t mon, uint8_t day, uint8_t hour, uint8_t min, uint8_t sec)`
- Internal SC function to set the RTC alarm.*
- `sc_err_t timer_set_rtc_periodic_alarm (sc_rm_pt_t caller_pt, uint32_t sec)`
- Internal SC function to set a periodic RTC alarm.*
- `sc_err_t timer_cancel_rtc_alarm (sc_rm_pt_t caller_pt)`
- Internal SC function to cancel an RTC alarm.*
- `sc_err_t timer_get_rtc_sec1970 (sc_rm_pt_t caller_pt, uint32_t *sec)`
- Internal SC function to get the RTC time in seconds since 1/1/1970.*
- `sc_err_t timer_set_rtc_calb (sc_rm_pt_t caller_pt, int8_t count)`
- Internal SC function to set the RTC calibration.*
- `void timer_tick (uint16_t msec)`
- Internal SC function to increment the RTC.*
- `sc_err_t timer_set_sysctr_alarm (sc_rm_pt_t caller_pt, uint64_t ticks)`
- Internal SC function to set the sysctr alarm.*
- `sc_err_t timer_set_sysctr_periodic_alarm (sc_rm_pt_t caller_pt, uint64_t ticks)`
- Internal SC function to set the periodic sysctr alarm.*
- `sc_err_t timer_cancel_sysctr_alarm (sc_rm_pt_t caller_pt)`
- Internal SC function to cancel the sysctr alarm.*

### 14.25.1 Detailed Description

Header file containing the API for the System Controller (SC) Timer function.

## 14.26 platform/svc/pm/svc.h File Reference

Header file containing the API for the System Controller (SC) Power Management (PM) function.

### Functions

#### Internal Functions

- `void pm_set_booted (sc_rm_pt_t pt, sc_bool_t booted)`
- `sc_bool_t pm_get_booted (sc_rm_pt_t pt)`
- `void pm_init (sc_bool_t api_phase)`
- Internal SC function to initialize the PM service.*
- `sc_err_t pm_init_part (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
- This function initializes a new partition.*
- `sc_err_t pm_set_sys_power_mode (sc_rm_pt_t caller_pt, sc_pm_power_mode_t mode)`
- Internal SC function to set the power mode of the system.*
- `sc_err_t pm_set_partition_power_mode (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t mode)`
- Internal SC function to set the power mode of a partition.*
- `sc_err_t pm_get_sys_power_mode (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_power_mode_t *mode)`
- Internal SC function to get the power mode of a partition.*
- `void pm_update_ridx (sc_rm_idx_t idx)`
- Internal SC function to update the power state of a resource.*
- `sc_bool_t pm_is_resource_accessible (sc_rsrc_t resource)`
- Internal SC function to get the functional state of a resource.*

- void `pm_init_rsrc_power_mode` (`sc_rsrc_t` rsrc, `sc_pm_power_mode_t` mode)  
*Internal SC function to init the power mode of a resource just after ROM boot.*
- `sc_err_t pm_set_resource_power_mode` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_power_mode_t` mode)  
*Internal SC function to set the power mode of a resource.*
- `sc_err_t pm_set_resource_power_mode_all` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_pm_power_mode_t` mode, `sc_rsrc_t` exclude)  
*Internal SC function to set power mode for all resources in a child partition.*
- void `pm_set_rsrc_power_mode` (`sc_rm_idx_t` idx, `sc_pm_power_mode_t` mode)  
*This function sets the power mode of a resource index.*
- void `pm_update_rsrc_power_mode` (`sc_rm_idx_t` idx, `sc_pm_power_mode_t` mode)  
*This function updates the power mode of a resource index.*
- `sc_err_t pm_force_resource_power_mode` (`sc_rsrc_t` resource, `sc_pm_power_mode_t` mode)  
*Internal SC function to force the power mode of a resource.*
- void `pm_force_resource_power_mode_v` (`sc_rsrc_t` resource, `sc_pm_power_mode_t` mode)  
*Internal SC function to force the power mode of a resource.*
- `sc_err_t pm_get_resource_power_mode` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_power_mode_t` \*mode)  
*Internal SC function to get the power mode of a resource.*
- void `pm_get_rsrc_power_mode` (`sc_rm_idx_t` idx, `sc_pm_power_mode_t` \*mode)  
*This function gets the power mode of a resource index.*
- void `pm_get_active_rsrc_power_mode` (`sc_rm_idx_t` idx, `sc_pm_power_mode_t` \*mode)  
*This function gets the active power mode of a resource index.*
- `sc_err_t pm_req_low_power_mode` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_power_mode_t` mode)  
*Internal SC function to request the power mode a resource can enter in some low power conditions.*
- `sc_err_t pm_req_cpu_low_power_mode` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_power_mode_t` mode, `sc_pm_wake_src_t` wake\_src)  
*Internal SC function to request low-power mode for a CPU.*
- `sc_err_t pm_set_cpu_resume_addr` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_faddr_t` address)  
*Internal SC function to set the resume address of a CPU.*
- `sc_err_t pm_set_cpu_resume` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_bool_t` isPrimary, `sc_faddr_t` address)  
*Internal SC function to set the resume parameters of a CPU.*
- `sc_err_t pm_req_sys_if_power_mode` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_sys_if_t` sys\_if, `sc_pm_power_mode_t` hpm, `sc_pm_power_mode_t` lpm)  
*Internal SC function to request power mode for system-level interfaces.*
- `sc_err_t pm_set_clock_rate` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` \*rate)  
*Internal SC function to set the rate of a resource's clock/PLL.*
- `sc_err_t pm_get_clock_rate` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clock_rate_t` \*rate)  
*Internal SC function to get the rate of a resource's clock/PLL.*
- `sc_err_t pm_clock_enable` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_bool_t` enable, `sc_bool_t` autog)  
*Internal SC function to enable/disable a resource's clock.*
- `sc_err_t pm_force_clock_enable` (`sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_bool_t` enable)  
*Internal SC function to force a resource's clock to be enabled.*
- `sc_err_t pm_set_clock_parent` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` parent)  
*Internal SC function to set a clock parent.*
- `sc_err_t pm_get_clock_parent` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_pm_clk_t` clk, `sc_pm_clk_parent_t` \*parent)  
*Internal SC function to get a clock parent.*
- `sc_err_t pm_boot` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_rsrc_t` resource\_cpu, `sc_faddr_t` boot\_addr, `sc_rsrc_t` resource\_mu, `sc_rsrc_t` resource\_dev)

- Internal SC function to boot a partition.*
- `sc_err_t pm_set_boot_parm (sc_rm_pt_t caller_pt, sc_rsrc_t resource_cpu, sc_faddr_t boot_addr, sc_rsrc_t resource_mu, sc_rsrc_t resource_dev)`
- Internal SC function to set a partition's boot parameters.*
- `void pm_reboot (sc_rm_pt_t caller_pt, sc_pm_reset_type_t type)`
- Internal SC function to reboot the caller's partition.*
- `sc_err_t pm_reset_reason (sc_rm_pt_t caller_pt, sc_pm_reset_reason_t *reason)`
- Internal SC function to get the reset reason.*
- `sc_err_t pm_get_reset_part (sc_rm_pt_t caller_pt, sc_rm_pt_t *pt)`
- Internal SC function to get the partition that caused a reset.*
- `sc_err_t pm_cpu_start (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_bool_t enable, sc_faddr_t address)`
- Internal SC function to start/stop a CPU.*
- `void pm_cpu_reset (sc_rm_pt_t caller_pt, sc_rsrc_t resource, sc_faddr_t address)`
- Internal SC function to reset a CPU.*
- `sc_err_t pm_reboot_partition (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_reset_type_t type)`
- Internal SC function to reboot a partition.*
- `sc_err_t pm_reboot_continue (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
- Internal SC function to continue reboot.*
- `void pm_reboot_continue_all (void)`
- Internal SC function to force the continue of all reboots.*
- `sc_err_t pm_reset (sc_rm_pt_t caller_pt, sc_pm_reset_type_t type)`
- Internal SC function to reset the system.*
- `sc_err_t pm_reboot_part (sc_rm_pt_t caller_pt, sc_rm_pt_t pt, sc_pm_reset_type_t type, sc_pm_reset_reason_t reason, sc_pm_power_mode_t mode)`
- Internal SC function used to reboot a partition.*
- `sc_bool_t pm_is_partition_started (sc_rm_pt_t caller_pt, sc_rm_pt_t pt)`
- Internal SC function to get boolean indicating that a partition was started.*

### 14.26.1 Detailed Description

Header file containing the API for the System Controller (SC) Power Management (PM) function.

This includes functions for power state control, clock control, reset control, and wake-up event control.

## 14.27 platform/svc/rm/svc.h File Reference

Header file containing the API for the System Controller (SC) Resource Management (RM) function.

### Macros

- `#define SC_SS_IDX_W 8U`  
*Width of SS index.*
- `#define SC_PT_ALL SC_RM_NUM_PARTITION`

### Typedefs

- `typedef uint8_t sc_ss_idx_t`  
*Type for a ss resource index.*

## Functions

### Internal Functions

- void `rm_init` (`sc_bool_t` api\_phase)  
*Internal SC function to initialize the RM service.*
- `sc_err_t` `rm_reserve_static_pt` (`sc_rm_pt_t` num)  
*Internal SC function to specify the number of static partitions.*
- `sc_err_t` `rm_reserve_static_did` (`sc_rm_did_t` num)  
*Internal SC function to specify the number of static domains.*
- `sc_err_t` `rm_partition_alloc` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` \*pt, `sc_bool_t` secure, `sc_bool_t` isolated, `sc_bool_t` restricted, `sc_bool_t` grant, `sc_bool_t` coherent)  
*Internal SC function to request that the SC create a new resource partition.*
- `sc_err_t` `rm_set_confidential` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_bool_t` retro)  
*Internal SC function to make a partition confidential.*
- `sc_err_t` `rm_partition_free` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt)  
*Internal SC function to free a partition and assigns all resources to the caller.*
- `sc_err_t` `rm_get_partition` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` \*pt)  
*Internal SC function to get the partition handle of the caller.*
- `sc_bool_t` `rm_is_partition_used` (`sc_rm_pt_t` pt)  
*Internal SC function to determine if a partition is enabled (used) or not.*
- `sc_bool_t` `rm_is_secure_partition` (`sc_rm_pt_t` caller\_pt)  
*Internal SC function to get the security state of partition.*
- `sc_bool_t` `rm_is_partition_isolated` (`sc_rm_pt_t` pt)  
*Internal SC function to get the isolation state of partition.*
- `sc_bool_t` `rm_is_sys_access` (`sc_rm_pt_t` pt)  
*Internal SC function to return if the partition has system access.*
- `sc_rm_pt_t` `rm_get_partition_parent` (`sc_rm_pt_t` pt)  
*Internal SC function to return the parent of a partition.*
- `sc_rm_did_t` `rm_get_did` (`sc_rm_pt_t` caller\_pt)  
*Internal SC function to get the DID of the caller's partition.*
- `sc_err_t` `rm_partition_static` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_rm_did_t` did)  
*Internal SC function to force a partition to use a specific static DID.*
- `sc_err_t` `rm_partition_lock` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt)  
*Internal SC function to lock a partition.*
- `sc_err_t` `rm_set_parent` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_rm_pt_t` pt\_parent)  
*Internal SC function to set a new parent for a partition.*
- `sc_bool_t` `rm_is_parent` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt)  
*Internal SC function to check if caller is the parent of a partition.*
- `sc_bool_t` `rm_check_ancestor` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt\_owner)  
*Internal SC function to check if caller is an ancestor of owner.*
- `sc_err_t` `rm_move_all` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt\_src, `sc_rm_pt_t` pt\_dst, `sc_bool_t` move\_rsrc, `sc_bool_t` move\_pads)  
*Internal SC function to move all resources/pads owned by a source partition to a destination partition.*
- `sc_err_t` `rm_assign_resource` (`sc_rm_pt_t` caller\_pt, `sc_rm_pt_t` pt, `sc_rsrc_t` resource)  
*Internal SC function to assign ownership of a resource to a partition.*
- `sc_err_t` `rm_set_resource_movable` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource\_fst, `sc_rsrc_t` resource\_lst, `sc_bool_t` movable)  
*Internal SC function to flag resource as movable or not.*
- `sc_err_t` `rm_set_subsys_rsrc_movable` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_bool_t` movable)  
*Internal SC function to flag all of a subsystem's resources as movable or not.*
- `sc_err_t` `rm_set_master_attributes` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_rm_spa_t` sa, `sc_rm_spa_t` pa, `sc_bool_t` smmu\_bypass)  
*Internal SC function to set attributes for a resource which is a bus master (i.e.*
- `sc_err_t` `rm_set_master_sid` (`sc_rm_pt_t` caller\_pt, `sc_rsrc_t` resource, `sc_rm_sid_t` sid)

- Internal SC function to set the StreamID for a resource which is a bus master (i.e.*

  - [sc\\_err\\_t rm\\_update\\_master](#) (sc\_rm\_idx\_t idx)

*Internal SC function to update a master resource.*

  - [sc\\_err\\_t rm\\_set\\_peripheral\\_permissions](#) (sc\_rm\_pt\_t caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)

*Internal SC function to set access permissions for a peripheral resource.*

  - [sc\\_err\\_t rm\\_update\\_peripheral](#) (sc\_rm\_idx\_t idx)

*Internal SC function to update a peripheral resource.*

  - [sc\\_err\\_t rm\\_update\\_resource](#) ([sc\\_rsrc\\_t](#) resource)

*Internal SC function to update a resource in HW.*

  - [void rm\\_get\\_ridx\\_ss\\_info](#) (sc\_rm\_idx\_t idx, sc\_sub\_t \*ss, [sc\\_ss\\_idx\\_t](#) \*ss\_idx)

*Internal SC function to return subsystem specific info about a resource.*

  - [sc\\_bool\\_t rm\\_check\\_map\\_ridx](#) ([sc\\_rsrc\\_t](#) resource, sc\_rm\_idx\_t \*idx)

*Internal SC function to check the validity of a resource and return the unified resource index.*

  - [void rm\\_check\\_map\\_ridx\\_v](#) ([sc\\_rsrc\\_t](#) resource, sc\_rm\_idx\_t \*idx)

*Internal SC function to check the validity of a resource and return the unified resource index.*

  - [sc\\_bool\\_t rm\\_is\\_resource\\_owned](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource)

*Internal SC function to get ownership status of a resource.*

  - [sc\\_bool\\_t rm\\_is\\_ridx\\_owned](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, sc\_rm\_idx\_t idx)

*Internal SC function to check if a resource is owned by the caller.*

  - [sc\\_bool\\_t rm\\_is\\_resource\\_avail](#) ([sc\\_rsrc\\_t](#) resource)

*Internal SC function to check if a resource is available.*

  - [sc\\_bool\\_t rm\\_is\\_ridx\\_avail](#) (sc\_rm\_idx\_t idx)

*Internal SC function to check if a resource is available.*

  - [sc\\_bool\\_t rm\\_is\\_resource\\_access\\_allowed](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource)

*Internal SC function to get access rights of a resource.*

  - [sc\\_bool\\_t rm\\_is\\_ridx\\_access\\_allowed](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, sc\_rm\_idx\_t idx)

*Internal SC function to check if a resource is controllable by the caller.*

  - [sc\\_err\\_t rm\\_get\\_resource\\_owner](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_pt\\_t](#) \*pt)

*Internal SC function to return the owner partition for a resource.*

  - [void rm\\_get\\_ridx\\_owner](#) (sc\_rm\_idx\_t idx, [sc\\_rm\\_pt\\_t](#) \*pt)

*Internal SC function to return the owning partition for a resource.*

  - [sc\\_bool\\_t rm\\_is\\_resource\\_master](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource)

*Internal SC function used to test if a resource is a bus master.*

  - [sc\\_bool\\_t rm\\_is\\_ridx\\_master](#) (sc\_rm\_idx\_t idx)

*Internal SC function to check if a resource is a master.*

  - [sc\\_bool\\_t rm\\_is\\_resource\\_peripheral](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource)

*Internal SC function used to test if a resource is a peripheral.*

  - [sc\\_bool\\_t rm\\_is\\_ridx\\_peripheral](#) (sc\_rm\_idx\_t idx)

*Internal SC function to check if a resource is a peripheral.*

  - [sc\\_err\\_t rm\\_get\\_resource\\_info](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rsrc\\_t](#) resource, [sc\\_rm\\_sid\\_t](#) \*sid)

*Internal SC function used to obtain info about a resource.*

  - [void rm\\_ridx\\_block](#) (sc\_rm\_idx\_t idx, [sc\\_bool\\_t](#) block)

*Internal SC function to control if a access to a resource should be blocked via HW.*

  - [sc\\_err\\_t rm\\_memreg\\_alloc](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) \*mr, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)

*Internal SC function to request that the SC create a new memory region.*

  - [sc\\_err\\_t rm\\_memreg\\_split](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)

*Internal SC function to split a memory region.*

  - [sc\\_err\\_t rm\\_memreg\\_frag](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) \*mr\_ret, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)

*Internal SC function to fragment a memory region.*

  - [sc\\_err\\_t rm\\_memreg\\_free](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) mr)

*Internal SC function to free a memory region.*

- [sc\\_err\\_t rm\\_find\\_memreg](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) \*mr, [sc\\_faddr\\_t](#) addr\_start, [sc\\_faddr\\_t](#) addr\_end)
  - Internal SC function to find a memory region.*
- [sc\\_err\\_t rm\\_assign\\_memreg](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_mr\\_t](#) mr)
  - Internal SC function to assign ownership of a memory region.*
- [sc\\_err\\_t rm\\_set\\_memreg\\_permissions](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_rm\\_perm\\_t](#) perm)
  - Internal SC function to set access permissions for a memory region.*
- [sc\\_err\\_t rm\\_set\\_memreg\\_iee](#) ([sc\\_rm\\_mr\\_t](#) mr, [sc\\_rm\\_det\\_t](#) det, [sc\\_rm\\_rmsg\\_t](#) rmsg)
  - Internal SC function to set the IEE values for a memory region.*
- [sc\\_bool\\_t rm\\_is\\_memreg\\_owned](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) mr)
  - Internal SC function to get ownership status of a memory region.*
- [sc\\_err\\_t rm\\_get\\_memreg\\_info](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_mr\\_t](#) mr, [sc\\_faddr\\_t](#) \*addr\_start, [sc\\_faddr\\_t](#) \*addr\_end)
  - Internal SC function used to obtain info about a memory region.*
- [sc\\_err\\_t rm\\_assign\\_pad](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_rm\\_pt\\_t](#) pt, [sc\\_pad\\_t](#) pad)
  - Internal SC function to assign ownership of a pad to a partition.*
- [sc\\_err\\_t rm\\_set\\_pad\\_movable](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad\_first, [sc\\_pad\\_t](#) pad\_last, [sc\\_bool\\_t](#) movable)
  - Internal SC function to flag pad as movable or not.*
- [sc\\_bool\\_t rm\\_is\\_pad\\_owned](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt, [sc\\_pad\\_t](#) pad)
  - Internal SC function to get ownership status of a pad.*
- [sc\\_err\\_t rm\\_get\\_pad\\_owner](#) ([sc\\_pad\\_t](#) pad, [sc\\_rm\\_pt\\_t](#) \*pt)
  - Internal SC function to get the owner of a pad.*
- void [rm\\_enable\\_blocking](#) (void)
  - Enable blocking of resources powered off.*
- [sc\\_err\\_t rm\\_init\\_subsys](#) ([sc\\_sub\\_t](#) ss, [sc\\_bool\\_t](#) block\_enb)
  - Internal SC function to reload a subsystem's XRDC info after a power on.*
- void [rm\\_dump](#) ([sc\\_rm\\_pt\\_t](#) caller\_pt)
  - Internal SC function to dump RM state for debug .*

### 14.27.1 Detailed Description

Header file containing the API for the System Controller (SC) Resource Management (RM) function.

This includes functions for partitioning resources, pads, and memory regions.





## Chapter 15

# Example Documentation

### 15.1 board.c

This is an example implementation for the i.MX8QM MEK board.

```
/*
** #####
**
** Copyright (c) 2016 Freescale Semiconductor, Inc.
** Copyright 2017-2019 NXP
**
** Redistribution and use in source and binary forms, with or without modification,
** are permitted provided that the following conditions are met:
**
** o Redistributions of source code must retain the above copyright notice, this list
** of conditions and the following disclaimer.
**
** o Redistributions in binary form must reproduce the above copyright notice, this
** list of conditions and the following disclaimer in the documentation and/or
** other materials provided with the distribution.
**
** o Neither the name of the copyright holder nor the names of its
** contributors may be used to endorse or promote products derived from this
** software without specific prior written permission.
**
** THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
** ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
** DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
** ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
** (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
** LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
** ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
** (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
** SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
**
** #####
**/
/*=====*/
/*!
 * @file
 *
 * File containing the implementation of the MX8QM MEK board.
 *
 * @addtogroup MX8QM_MEK_BRD (BRD) MX8QM MEK Board
 *
 * Module for MX8QM MEK board access.
 *
 * @{
 */
/*=====*/
/* Includes */
```

```

#include "main/build_info.h"
#include "main/scfw.h"
#include "main/main.h"
#include "main/board.h"
#include "main/boot.h"
#include "main/soc.h"
#include "board/pmic.h"
#include "all_svc.h"
#include "drivers/lpi2c/fsl_lpi2c.h"
#include "drivers/pmic/fsl_pmic.h"
#include "drivers/pmic/pf8100/fsl_pf8100.h"
#include "drivers/gpio/fsl_gpio.h"
#include "drivers/snvs/fsl_snvs.h"
#include "drivers/wdog32/fsl_wdog32.h"
#include "drivers/lpuart/fsl_lpuart.h"
#include "drivers/drc/fsl_drc_cbt.h"
#include "drivers/drc/fsl_drc_derate.h"
#include "drivers/systick/fsl_systick.h"
#include "pads.h"
#include "drivers/pad/fsl_pad.h"
#include "dcd/dcd_retention.h"
/* Local Defines */

/*!
 * @name Board Configuration
 * DO NOT CHANGE - must match object code.
 */
/*@{*/
#define BRD_NUM_RSRC 11U
#define BRD_NUM_CTRL 6U
/*@}*

/*!
 * @name Board Resources
 * DO NOT CHANGE - must match object code.
 */
/*@{*/
#define BRD_R_BOARD_PMIC_0 0U
#define BRD_R_BOARD_PMIC_1 1U
#define BRD_R_BOARD_PMIC_2 2U
#define BRD_R_BOARD_R0 3U
#define BRD_R_BOARD_R1 4U
#define BRD_R_BOARD_R2 5U /*! EMVSIM */
#define BRD_R_BOARD_R3 6U /*!< USDHC2 on Base board */
#define BRD_R_BOARD_R4 7U
#define BRD_R_BOARD_R5 8U
#define BRD_R_BOARD_R6 9U
#define BRD_R_BOARD_R7 10U /*!< Test */
/*@}*

#if DEBUG_UART == 3
 /*! Use debugger terminal emulation */
 #define DEBUG_TERM_EMUL
#endif
#if DEBUG_UART == 2
 /*! Use alternate debug UART */
 #define ALT_DEBUG_SCU_UART
#endif
#if (defined(MONITOR) || defined(EXPORT_MONITOR) || defined(HAS_TEST) \
 || (DEBUG_UART == 1)) && !defined(DEBUG_TERM_EMUL) \
 && !defined(ALT_DEBUG_SCU_UART)
 #define ALT_DEBUG_UART
#endif

/*! Configure debug UART */
#ifdef ALT_DEBUG_SCU_UART
 #define LPUART_DEBUG LPUART_SC
#else
 #define LPUART_DEBUG LPUART_M4_0
#endif

/*! Configure debug UART instance */
#ifdef ALT_DEBUG_SCU_UART
 #define LPUART_DEBUG_INST 0U
#else
 #define LPUART_DEBUG_INST 2U
#endif
#ifdef EMUL
 /*! Configure debug baud rate */
 #define DEBUG_BAUD 4000000U
#else
 /*! Configure debug baud rate */

```

```

#define DEBUG_BAUD 115200U
#endif
/* Local Types */
/* Local Functions */
static void pmic_init(void);
static sc_err_t pmic_ignore_current_limit(uint8_t address);
static sc_err_t pmic_update_timing(uint8_t address);
static sc_err_t pmic_match_otp(uint8_t address, pmic_version_t ver);
static void board_get_pmic_info(sc_sub_t ss, pmic_id_t *pmic_id,
 uint32_t *pmic_reg, uint8_t *num_regs);
/* Local Variables */
static pmic_version_t pmic_ver;
static uint32_t temp_alarm0;
static uint32_t temp_alarm1;

/*
 * This constant contains info to map resources to the board.
 * DO NOT CHANGE - must match object code.
 */
const sc_rsrc_map_t board_rsrc_map[BRD_NUM_RSRC_BRD] =
{
 RSRC(PMIC_0, 0, 0),
 RSRC(PMIC_1, 0, 1),
 RSRC(PMIC_2, 0, 2),
 RSRC(BOARD_R0, 0, 3),
 RSRC(BOARD_R1, 0, 4),
 RSRC(BOARD_R2, 0, 5),
 RSRC(BOARD_R3, 0, 6),
 RSRC(BOARD_R4, 0, 7),
 RSRC(BOARD_R5, 0, 8),
 RSRC(BOARD_R6, 0, 9),
 RSRC(BOARD_R7, 0, 10)
};
/* Block of comments that get processed for documentation
DO NOT CHANGE - must match object code. */
#ifndef DOX
RNFO() /* PMIC 0 */
RNFO() /* PMIC 1 */
RNFO() /* PMIC 2 */
RNFO() /* Misc. board component 0 */
RNFO() /* Misc. board component 1 */
RNFO() /* Misc. board component 2 */
RNFO() /* Misc. board component 3 */
RNFO() /* Misc. board component 4 */
RNFO() /* Misc. board component 5 */
RNFO() /* Misc. board component 6 */
RNFO() /* Misc. board component 7 */
TNFO(PMIC_0, TEMP, RO, x, 8) /* Temperature sensor temp */
TNFO(PMIC_0, TEMP_HI, RW, x, 8) /* Temperature sensor high limit alarm temp */
TNFO(PMIC_1, TEMP, RO, x, 8) /* Temperature sensor temp */
TNFO(PMIC_1, TEMP_HI, RW, x, 8) /* Temperature sensor high limit alarm temp */
TNFO(PMIC_2, TEMP, RO, x, 8) /* Temperature sensor temp */
TNFO(PMIC_2, TEMP_HI, RW, x, 8) /* Temperature sensor high limit alarm temp */
#endif
/* External Variables */
const sc_rm_idx_t board_num_rsrc = BRD_NUM_RSRC_BRD;

/*
 * External variable for specing DDR periodic training.
 */
#ifdef BD_LPDDR4_INC_DQS2DQ
const uint32_t board_ddr_period_ms = 3000U;
#else
const uint32_t board_ddr_period_ms = 0U;
#endif
const uint32_t board_ddr_derate_period_ms = 1000U;
/*-----*/
/* Init */
/*-----*/
void board_init(boot_phase_t phase)
{
 gpio_pin_config_t config;
 config.pinDirection = kGPIO_DigitalOutput;
 ss_print(3, "board_init(%d)\n", phase);
 if (phase == BOOT_PHASE_HW_INIT)
 {
 #ifndef ALT_DEBUG_SCU_UART
 pad_force_mux(SC_P_SCU_GPIO0_01, 0,
 SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
 #endif
 pad_force_mux(SC_P_SCU_GPIO0_02, 0, SC_PAD_CONFIG_NORMAL,

```

```

 SC_PAD_ISO_OFF);
 /* Toggle base board reset SC_GPIO_01, >= 30nS */
 config.outputLogic = 0U;
 FGPIO_PinInit(FGPIOA, 1U, &config);
 SYSTICK_CycleDelay(SC_SYSTICK_NSEC_TO_TICKS(30U) + 1U);
 FGPIO_WritePinOutput(FGPIOA, 1U, 1U);
 /* SCU_LED on SC_GPIO_02 */
 config.outputLogic = 1U;
 FGPIO_PinInit(FGPIOA, 2U, &config);
 SystemTimeDelay(2U);
}
else if (phase == BOOT_PHASE_FINAL_INIT)
{
 /* Configure SNVS button for rising edge */
 SNVS_ConfigButton(SNVS_DRV_BTN_CONFIG_RISINGEDGE, SC_TRUE);
 /* Init PMIC if not already done */
 pmic_init();
}
else if (phase == BOOT_PHASE_TEST_INIT)
{
 /* Configure board for SCFW tests - only called in a unit test
 * image. Called just before SC tests are run.
 */
 /* Configure ADMA UART pads. Needed for test_dma.
 * NOTE: Even though UART is ALT0, the TX output will not work
 * until the pad mux is configured.
 */
 PAD_SetMux(IOMUXD__UART0_TX, 0U, SC_PAD_CONFIG_NORMAL,
 SC_PAD_ISO_OFF);
 PAD_SetMux(IOMUXD__UART0_RX, 0U, SC_PAD_CONFIG_NORMAL,
 SC_PAD_ISO_OFF);
}
else
{
 ; /* Intentional empty else */
}
}
/*-----*/
/* Return the debug UART info */
/*-----*/
LPUART_Type *board_get_debug_uart(uint8_t *inst, uint32_t *baud)
{
 #if (defined(ALT_DEBUG_UART) || defined(ALT_DEBUG_SCU_UART)) \
 && !defined(DEBUG_TERM_EMUL)
 *inst = LPUART_DEBUG_INST;
 *baud = DEBUG_BAUD;
 return LPUART_DEBUG;
 #else
 return NULL;
 #endif
}
/*-----*/
/* Configure debug UART */
/*-----*/
void board_config_debug_uart(sc_bool_t early_phase)
{
 #if defined(ALT_DEBUG_SCU_UART) && !defined(DEBUG_TERM_EMUL) \
 && defined(DEBUG) && !defined(SIMU)
 /* Power up UART */
 pm_force_resource_power_mode_v(SC_R_SC_UART,
 SC_PM_PW_MODE_ON);

 /* Check if debug disabled */
 if (SCFW_DBG_READY == 0U)
 {
 main_config_debug_uart(LPUART_DEBUG, SC_24MHZ);
 }
 #elif defined(ALT_DEBUG_UART) && defined(DEBUG) && !defined(SIMU)
 /* Use M4 UART if ALT_DEBUG_UART defined */
 /* Return if debug already enabled */
 if ((SCFW_DBG_READY == 0U) && (early_phase == SC_FALSE))
 {
 sc_pm_clock_rate_t rate = SC_24MHZ;
 static sc_bool_t banner = SC_FALSE;
 /* Configure pads */
 pad_force_mux(SC_P_M40_I2C0_SDA, 1,
 SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
 pad_force_mux(SC_P_M40_I2C0_SCL, 1,
 SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
 /* Power and enable clock */
 pm_force_resource_power_mode_v(SC_R_SC_PID0,

```

```

 SC_PM_PW_MODE_ON);
 pm_force_resource_power_mode_v(SC_R_DBLOGIC,
 SC_PM_PW_MODE_ON);
 pm_force_resource_power_mode_v(SC_R_DB, SC_PM_PW_MODE_ON);
 pm_force_resource_power_mode_v(SC_R_M4_0_UART,
 SC_PM_PW_MODE_ON);
 (void) pm_set_clock_rate(SC_PT, SC_R_M4_0_UART, SC_PM_CLK_PER,
 &rate);
 (void) pm_clock_enable(SC_PT, SC_R_M4_0_UART, SC_PM_CLK_PER,
 SC_TRUE, SC_FALSE);
 /* Configure UART */
 main_config_debug_uart(LPUART_DEBUG, rate);
 if (banner == SC_FALSE)
 {
 debug_print(1,
 "\nHello from SCU (Build %u, Commit %08x, %s %s)\n\n",
 SCFW_BUILD, SCFW_COMMIT, SCFW_DATE, SCFW_TIME);
 banner = SC_TRUE;
 }
}

#ifdef defined(DEBUG_TERM_EMUL) && defined(DEBUG) && !defined(SIMU)
 *SCFW_DBG_TX_PTR = 0U;
 *SCFW_DBG_RX_PTR = 0U;
 /* Set to 2 for JTAG emulation */
 SCFW_DBG_READY = 2U;
#endif

}
/*-----*/
/* Disable debug UART */
/*-----*/
void board_disable_debug_uart(void)
{
 /* Use M4 UART if ALT_DEBUG_UART defined */
 #if defined(ALT_DEBUG_UART) && defined(DEBUG) && !defined(SIMU)
 /* Return if debug already disabled */
 if (SCFW_DBG_READY != 0U)
 {
 /* Disable use of UART */
 SCFW_DBG_READY = 0U;
 // UART deinit to flush TX buffers
 LPUART_Deinit(LPUART_DEBUG);
 /* Turn off UART */
 pm_force_resource_power_mode_v(SC_R_M4_0_UART,
 SC_PM_PW_MODE_OFF);
 }
 #endif
}
/*-----*/
/* Configure SCFW resource/pins */
/*-----*/
void board_config_sc(sc_rm_pt_t pt_sc)
{
 /* By default, the SCFW keeps most of the resources found in the SCU
 * subsystem. It also keeps the SCU/PMIC pads required for the main
 * code to function. Any additional resources or pads required for
 * the board code to run should be kept here. This is done by marking
 * them as not movable.
 */
 #ifdef ALT_DEBUG_UART
 (void) rm_set_resource_movable(SC_PT, SC_R_M4_0_UART, SC_R_M4_0_UART,
 SC_FALSE);
 (void) rm_set_pad_movable(SC_PT, SC_P_M40_I2C0_SCL, SC_P_M40_I2C0_SDA,
 SC_FALSE);
 #endif
 (void) rm_set_resource_movable(pt_sc, SC_R_SC_I2C, SC_R_SC_I2C,
 SC_FALSE);
 (void) rm_set_pad_movable(pt_sc, SC_P_PMIC_I2C_SDA, SC_P_PMIC_I2C_SCL,
 SC_FALSE);
 #ifdef ALT_DEBUG_SCU_UART
 (void) rm_set_pad_movable(pt_sc, SC_P_SCU_GPIO0_00,
 SC_P_SCU_GPIO0_02, SC_FALSE);
 #else
 (void) rm_set_pad_movable(pt_sc, SC_P_SCU_GPIO0_01,
 SC_P_SCU_GPIO0_02, SC_FALSE);
 #endif
}
/*-----*/
/* Get board parameter */
/*-----*/
board_parm_rtn_t board_parameter(board_parm_t parm)
{

```

```

board_parm_rtn_t rtn = BOARD_PARM_RTN_NOT_USED;
/* Note return values are usually static. Can be made dynamic by storing
 return in a global variable and setting using board_set_control() */
switch (parm)
{
 /* Used whenever HSIO SS powered up. Valid return values are
 BOARD_PARM_RTN_EXTERNAL or BOARD_PARM_RTN_INTERNAL */
 case BOARD_PARM_PCIE_PLL :
 rtn = BOARD_PARM_RTN_EXTERNAL;
 break;
 case BOARD_PARM_KS1_RESUME_USEC:
 rtn = BOARD_KS1_RESUME_USEC;
 break;
 case BOARD_PARM_KS1_RETENTION:
 rtn = BOARD_KS1_RETENTION;
 break;
 case BOARD_PARM_KS1_ONOFF_WAKE:
 rtn = BOARD_KS1_ONOFF_WAKE;
 break;
 case BOARD_PARM_DC0_PLL0_SSC:
 rtn = BOARD_PARM_RTN_NOT_USED;
 break;
 case BOARD_PARM_DC0_PLL1_SSC:
 rtn = BOARD_PARM_RTN_NOT_USED;
 break;
 case BOARD_PARM_DC1_PLL0_SSC:
 rtn = BOARD_PARM_RTN_NOT_USED;
 break;
 case BOARD_PARM_DC1_PLL1_SSC:
 rtn = BOARD_PARM_RTN_NOT_USED;
 break;
 default :
 ; /* Intentional empty default */
 break;
}
return rtn;
}
/*-----*/
/* Get resource availability info */
/*-----*/
sc_bool_t board_rsrc_avail(sc_rsrc_t rsrc)
{
 sc_bool_t rtn = SC_TRUE;

 /* Return SC_FALSE here if a resource isn't available due to board
 connections (typically lack of power). Examples include DRC_0/1
 and ADC. */
 #if defined(BD_DDR_RET_NUM_DRC) && (BD_DDR_RET_NUM_DRC == 1U)
 if(rsrc == SC_R_DRC_1)
 {
 rtn = SC_FALSE;
 }
 #endif
 /* The value here may be overridden by SoC fuses or emulation config */
 /* Note return values are usually static. Can be made dynamic by storing
 return in a global variable and setting using board_set_control() */
 return rtn;
}
/*-----*/
/* Init DDR */
/*-----*/
sc_err_t board_init_ddr(sc_bool_t early, sc_bool_t ddr_initialized)
{
 /*
 * Variables for DDR retention
 */
 #ifdef BD_DDR_RET
 /* Storage for DRC registers */
 static ddrc board_ddr_ret_drc_inst[BD_DDR_RET_NUM_DRC];

 /* Storage for DRC PHY registers */
 static ddr_phy board_ddr_ret_drc_phy_inst[BD_DDR_RET_NUM_DRC];

 /* Storage for DDR regions */
 static uint32_t board_ddr_ret_buf1[BD_DDR_RET_REGION1_SIZE];
 #ifdef BD_DDR_RET_REGION2_SIZE
 static uint32_t board_ddr_ret_buf2[BD_DDR_RET_REGION2_SIZE];
 #endif
 #ifdef BD_DDR_RET_REGION3_SIZE
 static uint32_t board_ddr_ret_buf3[BD_DDR_RET_REGION3_SIZE];
 #endif
 #endif
}

```

```

#ifdef BD_DDR_RET_REGION4_SIZE
static uint32_t board_ddr_ret_buf4[BD_DDR_RET_REGION4_SIZE];
#endif
#ifdef BD_DDR_RET_REGION5_SIZE
static uint32_t board_ddr_ret_buf5[BD_DDR_RET_REGION5_SIZE];
#endif
#ifdef BD_DDR_RET_REGION6_SIZE
static uint32_t board_ddr_ret_buf6[BD_DDR_RET_REGION6_SIZE];
#endif

/* DDR region descriptors */
static const soc_ddr_ret_region_t board_ddr_ret_region[BD_DDR_RET_NUM_REGION] =
{
 { BD_DDR_RET_REGION1_ADDR, BD_DDR_RET_REGION1_SIZE, board_ddr_ret_buf1 },
#ifdef BD_DDR_RET_REGION2_SIZE
 { BD_DDR_RET_REGION2_ADDR, BD_DDR_RET_REGION2_SIZE, board_ddr_ret_buf2 },
#endif
#ifdef BD_DDR_RET_REGION3_SIZE
 { BD_DDR_RET_REGION3_ADDR, BD_DDR_RET_REGION3_SIZE, board_ddr_ret_buf3 },
#endif
#ifdef BD_DDR_RET_REGION4_SIZE
 { BD_DDR_RET_REGION4_ADDR, BD_DDR_RET_REGION4_SIZE, board_ddr_ret_buf4 },
#endif
#ifdef BD_DDR_RET_REGION5_SIZE
 { BD_DDR_RET_REGION5_ADDR, BD_DDR_RET_REGION5_SIZE, board_ddr_ret_buf5 },
#endif
#ifdef BD_DDR_RET_REGION6_SIZE
 { BD_DDR_RET_REGION6_ADDR, BD_DDR_RET_REGION6_SIZE, board_ddr_ret_buf6 }
#endif
};
/* DDR retention descriptor passed to SCFW */
static soc_ddr_ret_info_t board_ddr_ret_info =
{
 BD_DDR_RET_NUM_DRC, board_ddr_ret_drc_inst, board_ddr_ret_drc_phy_inst,
 BD_DDR_RET_NUM_REGION, board_ddr_ret_region
};
#endif
board_print(3, "board_init_ddr(%d)\n", early);
#ifdef SKIP_DDR
return SC_ERR_UNAVAILABLE;
#else
sc_err_t err = SC_ERR_NONE;
/* Don't power up DDR for M4s */
ASRT_ERR(early == SC_FALSE, SC_ERR_UNAVAILABLE);
if ((err == SC_ERR_NONE) && (ddr_initialized == SC_FALSE))
{
 board_print(1, "SCFW: ");
 err = board_ddr_config(SC_FALSE, BOARD_DDR_COLD_INIT);
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 ddr_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
#endif
}
#ifdef DEBUG_BOARD
uint32_t rate = 0U;
if (rm_is_resource_avail(SC_R_DRC_0))
{
 (void) pm_get_clock_rate(SC_PT, SC_R_DRC_0, SC_PM_CLK_MISC0,
 &rate);
}
else if (rm_is_resource_avail(SC_R_DRC_1))
{
 (void) pm_get_clock_rate(SC_PT, SC_R_DRC_1, SC_PM_CLK_MISC0,
 &rate);
}
else
{
 ; /* Intentional empty else */
}
board_print(1, "DDR frequency = %u\n", rate * 2U);
#endif
if (err == SC_ERR_NONE)
{
#ifdef BD_DDR_RET
 soc_ddr_config_retention(&board_ddr_ret_info);
#endif
#ifdef BD_LPDDR4_INC_DQS2DQ
 if (board_ddr_period_ms != 0U)
 {
 soc_ddr_dqs2dq_init();
 }
}
#endif

```

```

 }
 #ifdef LP4_MANUAL_DERATE_WORKAROUND
 board_ddr_derate_periodic_enable(SC_TRUE);
 #endif
 return err;
#endif
}
/*-----*/
/* Take action on DDR */
/*-----*/
sc_err_t board_ddr_config(bool rom_caller, board_ddr_action_t action)
{
 /* Note this is called by the ROM before the SCFW is initialized.
 * Do NOT make any unqualified calls to any other APIs.
 */
 sc_err_t err = SC_ERR_NONE;
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 sc_bool_t polling = SC_FALSE;
#endif
 switch(action)
 {
 case BOARD_DDR_PERIODIC:
#ifdef BD_LPDDR4_INC_DQS2DQ
 soc_ddr_dqs2dq_periodic();
#endif
 break;
 case BOARD_DDR_SR_DRC_OFF_ENTER:
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 board_ddr_derate_periodic_enable(SC_FALSE);
#endif
 board_ddr_periodic_enable(SC_FALSE);
#ifdef BD_DDR_RET
 soc_ddr_enter_retention();
#endif
 break;
 case BOARD_DDR_SR_DRC_OFF_EXIT:
#ifdef BD_DDR_RET
 soc_ddr_exit_retention();
#endif
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 ddrc_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
 board_ddr_derate_periodic_enable(SC_TRUE);
#endif
#ifdef BD_LPDDR4_INC_DQS2DQ
 soc_ddr_dqs2dq_init();
#endif
 board_ddr_periodic_enable(SC_TRUE);
 break;
 case BOARD_DDR_SR_DRC_ON_ENTER:
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 board_ddr_derate_periodic_enable(SC_FALSE);
#endif
 board_ddr_periodic_enable(SC_FALSE);
 soc_self_refresh_power_down_clk_disable_entry();
 break;
 case BOARD_DDR_SR_DRC_ON_EXIT:
 soc_refresh_power_down_clk_disable_exit();
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 ddrc_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
 board_ddr_derate_periodic_enable(SC_TRUE);
#endif
#ifdef BD_LPDDR4_INC_DQS2DQ
 soc_ddr_dqs2dq_periodic();
#endif
 board_ddr_periodic_enable(SC_TRUE);
 break;
 case BOARD_DDR_PERIODIC_HALT:
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 board_ddr_derate_periodic_enable(SC_FALSE);
#endif
 board_ddr_periodic_enable(SC_FALSE);
 break;
 case BOARD_DDR_PERIODIC_RESTART:
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 ddrc_lpddr4_derate_init(BD_DDR_RET_NUM_DRC);
 board_ddr_derate_periodic_enable(SC_TRUE);
#endif
#ifdef BD_LPDDR4_INC_DQS2DQ
 soc_ddr_dqs2dq_periodic();
#endif
 board_ddr_periodic_enable(SC_TRUE);
 }
}

```



```

 break;
#ifdef LP4_MANUAL_DERATE_WORKAROUND
 case BOARD_DDR_DERATE_PERIODIC:
 polling = ddrc_lpddr4_derate_periodic(BD_DDR_RET_NUM_DRC);
 if (polling != SC_TRUE)
 {
 board_ddr_derate_periodic_enable(SC_FALSE);
 }
 break;
#endif
 default:
 #include "dcd/dcd.h"
 break;
}
return err;
}
/*-----*/
/* Configure the system (inc. additional resource partitions) */
/*-----*/
sc_err_t board_system_config(sc_bool_t early, sc_rm_pt_t pt_boot)
{
 sc_err_t err = SC_ERR_NONE;

 /* This function configures the system. It usually partitions
 resources according to the system design. It must be modified by
 customers. Partitions should then be specified using the mkimage
 -p option. */
 /* Note the configuration here is for NXP test purposes */
 sc_bool_t alt_config = SC_FALSE;
 sc_bool_t no_ap = SC_FALSE;

 /* Get boot parameters. See the Boot Flags section for definition
 of these flags.*/
 (void) boot_get_data(NULL, NULL, NULL, NULL, NULL, NULL, &alt_config,
 NULL, NULL, &no_ap);
 board_print(3, "board_system_config(%d, %d)\n", early, alt_config);
 /* Configure initial resource allocation (note additional allocation
 and assignments can be made by the SCFW clients at run-time */
 if (alt_config != SC_FALSE)
 {
 sc_rm_pt_t pt_m4_0;
 sc_rm_pt_t pt_m4_1;
 sc_rm_mr_t mr_m4_0, mr_m4_1;
 sc_rm_pt_t pt_sh;
 sc_rm_mr_t mr_sh;
 #ifdef BOARD_RM_DUMP
 rm_dump(pt_boot);
 #endif
 /* Mark all resources as not movable */
 BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_ALL, SC_R_ALL,
 SC_FALSE));
 BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_ALL, SC_P_ALL,
 SC_FALSE));

 /* Allocate M4_0 partition */
 BRD_ERR(rm_partition_alloc(pt_boot, &pt_m4_0, SC_FALSE, SC_TRUE,
 SC_FALSE, SC_TRUE, SC_FALSE));

 /* Mark all M4_0 subsystem resources as movable */
 BRD_ERR(rm_set_subsys_rsrc_movable(pt_boot, SC_R_M4_0_PID0,
 SC_TRUE));
 BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_M40_I2C0_SCL,
 SC_P_M40_GPIO0_01, SC_TRUE));
 /* Move some resources not in the M4_0 subsystem */
 BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_SYSTEM,
 SC_R_SYSTEM, SC_TRUE));
 BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_IRQSTR_M4_0,
 SC_R_IRQSTR_M4_0, SC_TRUE));
 BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_5B,
 SC_R_MU_5B, SC_TRUE));
 BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_7A,
 SC_R_MU_7A, SC_TRUE));
 BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_8B,
 SC_R_MU_8B, SC_TRUE));
 BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_GPT_4,
 SC_R_GPT_4, SC_TRUE));
 /* Move everything flagged as movable */
 BRD_ERR(rm_move_all(pt_boot, pt_boot, pt_m4_0, SC_TRUE, SC_TRUE));
 /* Allow all to access the SEMA42 */
 BRD_ERR(rm_set_peripheral_permissions(pt_m4_0, SC_R_M4_0_SEMA42,
 SC_RM_PT_ALL, SC_RM_PERM_FULL));
 }
}

```

```

/* Move M4 0 TCM */
BRD_ERR(rm_find_memreg(pt_boot, &mr_m4_0, 0x034FE0000ULL,
 0x034FE0000ULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));
/* Reserve DDR for M4_0 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_0, 0x088000000ULL,
 0x0887FFFFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));
/* Reserve FlexSPI for M4_0 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_0, 0x08081000ULL,
 0x08180FFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_0, mr_m4_0));
/* Allocate M4_1 partition */
BRD_ERR(rm_partition_alloc(pt_boot, &pt_m4_1, SC_FALSE, SC_TRUE,
 SC_FALSE, SC_TRUE, SC_FALSE));
/* Mark all M4_1 subsystem resources as movable */
BRD_ERR(rm_set_subsys_rsrc_movable(pt_boot, SC_R_M4_1_PID0,
 SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_M41_I2C0_SCL,
 SC_P_M41_GPIO0_01, SC_TRUE));
/* Move some resources not in the M4_1 subsystem */
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_IRQSTR_M4_1,
 SC_R_IRQSTR_M4_1, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_UART_2,
 SC_R_UART_2, SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_UART0_CTS_B,
 SC_P_UART0_RTS_B, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_6B,
 SC_R_MU_6B, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_7B,
 SC_R_MU_7B, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_MU_9B,
 SC_R_MU_9B, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_GPT_3,
 SC_R_GPT_3, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_CAN_0,
 SC_R_CAN_2, SC_TRUE));
BRD_ERR(rm_set_resource_movable(pt_boot, SC_R_FSPI_0,
 SC_R_FSPI_0, SC_TRUE));
/* Move some pads not in the M4_1 subsystem */
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_FLEXCAN0_RX,
 SC_P_FLEXCAN2_TX, SC_TRUE));
BRD_ERR(rm_set_pad_movable(pt_boot, SC_P_QSPI0A_DATA0,
 SC_P_COMP_CTL_GPIO_1V8_3V3_QSPI0, SC_TRUE));
/* Move everything flagged as movable */
BRD_ERR(rm_move_all(pt_boot, pt_boot, pt_m4_1, SC_TRUE, SC_TRUE));
/* Allow all to access the SEMA42 */
BRD_ERR(rm_set_peripheral_permissions(pt_m4_1, SC_R_M4_1_SEMA42,
 SC_RM_PT_ALL, SC_RM_PERM_FULL));
/* Move M4 1 TCM */
BRD_ERR(rm_find_memreg(pt_boot, &mr_m4_1, 0x038FE0000ULL,
 0x038FE0000ULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_1, mr_m4_1));
/* Reserve DDR for M4_1 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_1, 0x088000000ULL,
 0x08FFFFFFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_1, mr_m4_1));
/* Reserve FlexSPI for M4_1 */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_m4_1, 0x08181000ULL,
 0x08280FFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_m4_1, mr_m4_1));
/* Allow AP and M4_1 to use SYSTEM */
BRD_ERR(rm_set_peripheral_permissions(pt_m4_0, SC_R_SYSTEM,
 pt_boot, SC_RM_PERM_SEC_RW));
BRD_ERR(rm_set_peripheral_permissions(pt_m4_0, SC_R_SYSTEM,
 pt_m4_1, SC_RM_PERM_SEC_RW));
/* Move partition to be owned by SC */
BRD_ERR(rm_set_parent(pt_boot, pt_m4_0, SC_PT));
BRD_ERR(rm_set_parent(pt_boot, pt_m4_1, SC_PT));
/* Move boot to be owned by M4 0 */
if (no_ap != SC_FALSE)
{
 BRD_ERR(rm_set_parent(SC_PT, pt_boot, pt_m4_0));
}
/* Allocate shared partition */
BRD_ERR(rm_partition_alloc(SC_PT, &pt_sh, SC_FALSE, SC_TRUE,
 SC_FALSE, SC_FALSE, SC_FALSE));
/* Create shared memory space */
BRD_ERR(rm_memreg_frag(pt_boot, &mr_sh,
 0x090000000ULL, 0x091FFFFFFFULL));
BRD_ERR(rm_assign_memreg(pt_boot, pt_sh, mr_sh));

```

```

BRD_ERR(rm_set_memreg_permissions(pt_sh, mr_sh, pt_boot,
 SC_RM_PERM_FULL));
BRD_ERR(rm_set_memreg_permissions(pt_sh, mr_sh, pt_m4_0,
 SC_RM_PERM_FULL));
BRD_ERR(rm_set_memreg_permissions(pt_sh, mr_sh, pt_m4_1,
 SC_RM_PERM_FULL));
/* Protect some resources */
/* M4 PID1-4 can be used to allow M4 to map to other SID */
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID1));
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID2));
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID3));
BRD_ERR(rm_assign_resource(pt_m4_0, pt_sh, SC_R_M4_0_PID4));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID1));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID2));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID3));
BRD_ERR(rm_assign_resource(pt_m4_1, pt_sh, SC_R_M4_1_PID4));
#ifdef BOARD_RM_DUMP
 rm_dump(pt_boot);
#endif
}
else
{
 err = SC_ERR_UNAVAILABLE;
}
return err;
}
/*-----*/
/* Early CPU query */
/*-----*/
sc_bool_t board_early_cpu(sc_rsrc_t cpu)
{
 sc_bool_t rtn = SC_FALSE;
 if ((cpu == SC_R_M4_0_PID0) || (cpu == SC_R_M4_1_PID0))
 {
 rtn = SC_TRUE;
 }

 return rtn;
}
/*-----*/
/* Transition external board-level SoC power domain */
/*-----*/
void board_set_power_mode(sc_sub_t ss, uint8_t pd,
 sc_pm_power_mode_t from_mode, sc_pm_power_mode_t to_mode)
{
 pmic_id_t pmic_id[2] = {0U, 0U};
 uint32_t pmic_reg[2] = {0U, 0U};
 uint8_t num_regs = 0U;
 board_print(3, "board_set_power_mode(%s, %d, %d, %d)\n", snames[ss],
 pd, from_mode, to_mode);
 board_get_pmic_info(ss, pmic_id, pmic_reg, &num_regs);
 /* Check for PMIC */
 if (pmic_ver.device_id != 0U)
 {
 /* Flip switch */
 if (to_mode > SC_PM_PW_MODE_OFF)
 {
 uint8_t idx = 0U;
 while (idx < num_regs)
 {
 (void) PMIC_SET_MODE(pmic_id[idx], pmic_reg[idx],
 SW_RUN_PWM | SW_STBY_PWM);
 idx++;
 }
 SystemTimeDelay(PMIC_MAX_RAMP);
 }
 else
 {
 uint8_t idx = 0U;
 while (idx < num_regs)
 {
 (void) PMIC_SET_MODE(pmic_id[idx], pmic_reg[idx],
 SW_RUN_OFF);
 idx++;
 }
 }
 }
}
/*-----*/
/* Set the voltage for the given SS. */
/*-----*/

```

```

sc_err_t board_set_voltage(sc_sub_t ss, uint32_t new_volt, uint32_t old_volt)
{
 sc_err_t err = SC_ERR_NONE;
 pmic_id_t pmic_id[2] = {0U, 0U};
 uint32_t pmic_reg[2] = {0U, 0U};
 uint8_t num_regs = 0U;
 board_print(3, "board_set_voltage(%s, %u, %u)\n", snames[ss], new_volt,
 old_volt);
 board_get_pmic_info(ss, pmic_id, pmic_reg, &num_regs);
 /* Check for PMIC */
 if (pmic_ver.device_id == 0U)
 {
 err = SC_ERR_NOTFOUND;
 }
 else
 {
 uint8_t idx = 0U;
 while (idx < num_regs)
 {
 (void) PMIC_SET_VOLTAGE(pmic_id[idx], pmic_reg[idx], new_volt,
 REG_RUN_MODE);
 idx++;
 }
 if ((old_volt != 0U) && (new_volt > old_volt))
 {
 /* PMIC_MAX_RAMP_RATE is in nano Volts. */
 uint32_t ramp_time = ((new_volt - old_volt) * 1000U)
 / PMIC_MAX_RAMP_RATE;
 SystemTimeDelay(ramp_time + 1U);
 }
 }
 return err;
}
/*-----*/
/* Reset a board resource */
/*-----*/
void board_rsrc_reset(sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx)
{
}
/*-----*/
/* Transition external board-level supply for board component */
/*-----*/
sc_err_t board_trans_resource_power(sc_rm_idx_t idx, sc_rm_idx_t rsrc_idx,
 sc_pm_power_mode_t from_mode, sc_pm_power_mode_t to_mode)
{
 sc_err_t err = SC_ERR_NONE;

 board_print(3, "board_trans_resource_power(%d, %s, %u, %u)\n", idx,
 rnames[rsrc_idx], from_mode, to_mode);
 /* Init PMIC */
 pmic_init();
 /* Check if PMIC available */
 ASRT_ERR(pmic_ver.device_id != 0U, SC_ERR_NOTFOUND);
 /* Process resource */
 if (err == SC_ERR_NONE)
 {
 switch (idx)
 {
 case BRD_R_BOARD_R2 : /* EMVSIM */
 if (to_mode > SC_PM_PW_MODE_OFF)
 {
 (void) PMIC_SET_VOLTAGE(PMIC_1_ADDR, PF8100_LDO1,
 3300, REG_RUN_MODE);
 (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO1,
 RUN_EN_STBY_EN);
 }
 else
 {
 (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO1,
 RUN_OFF_STBY_OFF);
 }
 break;
 case BRD_R_BOARD_R3 : /* USDHC2 on Base Board */
 if (to_mode > SC_PM_PW_MODE_OFF)
 {
 (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO2,
 RUN_EN_STBY_EN | VSELECT_EN);
 }
 else
 {
 (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_LDO2,

```

```

 RUN_OFF_STBY_OFF);
 }
 break;
case BRD_R_BOARD_R7 :
 /* Example for testing (use SC_R_BOARD_R7) */
 board_print(3, "SC_R_BOARD_R7 from %u to %u\n",
 from_mode, to_mode);
 break;
default :
 err = SC_ERR_PARM;
 break;
}
}
return err;
}
/*-----*/
/* Set board power mode */
/*-----*/
sc_err_t board_power(sc_pm_power_mode_t mode)
{
 sc_err_t err = SC_ERR_NONE;
 static uint32_t vdd_memc_mode = 0U;
 if (mode == SC_PM_PW_MODE_OFF)
 {
 /* Request power off */
 SNVS_PowerOff();
 err = snvs_err;

 /* Loop forever */
 while(err == SC_ERR_NONE)
 {
 ; /* Intentional empty while */
 }
 }
 else if (mode == SC_PM_PW_MODE_STBY)
 {
 /*
 * System standby (KS1) entry allows VDD_MEMC to be gated off. Save
 * current mode and switch off supply.
 */
 if (PMIC_GET_MODE(PMIC_1_ADDR, PF8100_SW5, &vdd_memc_mode) == SC_ERR_NONE)
 {
 (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_SW5, SW_STBY_OFF | SW_RUN_OFF);
 }
 }
 else if (mode == SC_PM_PW_MODE_ON)
 {
 /*
 * System standby (KS1) exit should switch on VDD_MEMC. Restore previous
 * mode saved during KS1 entry.
 */
 if (vdd_memc_mode != 0U)
 {
 (void) PMIC_SET_MODE(PMIC_1_ADDR, PF8100_SW5, vdd_memc_mode);
 }
 }
 else
 {
 err = SC_ERR_PARM;
 }
 return err;
}
/*-----*/
/* Reset board */
/*-----*/
sc_err_t board_reset(sc_pm_reset_type_t type, sc_pm_reset_reason_t reason,
 sc_rm_pt_t pt)
{
 if (type == SC_PM_RESET_TYPE_BOARD)
 {
 /* Request PMIC do a board reset */
 }
 else if (type == SC_PM_RESET_TYPE_COLD)
 {
 /* Request PMIC do a cold reset */
 }
 else
 {
 ; /* Intentional empty else */
 }
}
#ifdef DEBUG

```

```

 /* Dump out caller of reset request */
 always_print("Board reset (%u, caller = 0x%08X)\n", reason,
 __builtin_return_address(0));
#endif
#ifdef ALT_DEBUG_UART
 /* Invoke LPUART deinit to drain TX buffers if a warm reset follows */
 LPUART_Deinit(LPUART_DEBUG);
#endif
 /* Request a warm reset */
 soc_set_reset_info(reason, pt);
 NVIC_SystemReset();

 return SC_ERR_UNAVAILABLE;
}
/*-----*/
/* Handle CPU reset event */
/*-----*/
void board_cpu_reset(sc_rsrc_t resource, board_cpu_rst_ev_t reset_event,
 sc_rm_pt_t pt)
{
 /* Note: Production code should decide the response for each type
 * of reset event. Options include allowing the SCFW to
 * reset the CPU or forcing a full system reset. Additionally,
 * the number of reset attempts can be tracked to determine the
 * reset response.
 */

 /* Check for M4 reset event */
 if ((resource == SC_R_M4_0_PID0) || (resource == SC_R_M4_1_PID0))
 {
 always_print("CM4 reset event (rsrc = %d, event = %d)\n", resource,
 reset_event);
 /* Treat lockups or parity/ECC reset events as board faults */
 if ((reset_event == BOARD_CPU_RESET_LOCKUP) ||
 (reset_event == BOARD_CPU_RESET_MEM_ERR))
 {
 board_fault(SC_FALSE, BOARD_BFAULT_CPU, pt);
 }
 }

 /* Returning from this function will result in an attempt reset the
 partition or board depending on the event and wdog action. */
}
/*-----*/
/* Trap partition reboot */
/*-----*/
void board_reboot_part(sc_rm_pt_t pt, sc_pm_reset_type_t *type,
 sc_pm_reset_reason_t *reason, sc_pm_power_mode_t *mode,
 uint32_t *mask)
{
 /* Code can modify or log the parameters. Can also take another action like
 * reset the board. After return from this function, the partition will be
 * rebooted.
 */
 *mask = 0UL;
}
/*-----*/
/* Trap partition reboot continue */
/*-----*/
void board_reboot_part_cont(sc_rm_pt_t pt, sc_rsrc_t *boot_cpu,
 sc_rsrc_t *boot_mu, sc_rsrc_t *boot_dev, sc_faddr_t *boot_addr)
{
 /* Code can modify boot parameters on a reboot. Called after partition
 * is powered off but before it is powered back on and started.
 */
}
/*-----*/
/* Return partition reboot timeout action */
/*-----*/
board_reboot_to_t board_reboot_timeout(sc_rm_pt_t pt)
{
 /* Return the action to take if a partition reboot requires continue
 * ack for others and does not happen before timeout */
 return BOARD_REBOOT_TO_FORCE;
}
/*-----*/
/* Handle panic temp alarm */
/*-----*/
void board_panic(sc_dsc_t dsc)
{
 #ifdef DEBUG
 error_print("Panic temp (dsc=%d)\n", dsc);
 #endif
}

```

```

#endif

(void) board_reset(SC_PM_RESET_TYPE_BOARD, SC_PM_RESET_REASON_TEMP,
 SC_PT);
}
/*-----*/
/* Handle fault or return from main() */
/*-----*/
void board_fault(sc_bool_t restarted, sc_bfault_t reason,
 sc_rm_pt_t pt)
{
 /* Note, delete the DEBUG case if fault behavior should be like
 typical production build even if DEBUG defined */
#ifdef DEBUG
 /* Disable the WDOG */
 WDOG32_Unlock(WDOG_SC);
 WDOG32_SetTimeoutValue(WDOG_SC, 0xFFFF);
 WDOG32_Disable(WDOG_SC);
 /* Stop so developer can see WDOG occurred */
 HALT;
#else
 /* Was this called to report a previous WDOG restart? */
 if (restarted == SC_FALSE)
 {
 /* Fault just occurred, need to reset */
 (void) board_reset(SC_PM_RESET_TYPE_BOARD,
 SC_PM_RESET_REASON_SCFW_FAULT, pt);
 /* Wait for reset */
 HALT;
 }
 /* Issue was before restart so just return */
#endif
}
/*-----*/
/* Handle SECO/SNVS security violation */
/*-----*/
void board_security_violation(void)
{
 always_print("SNVS security violation\n");
}
/*-----*/
/* Get the status of the ON/OFF button */
/*-----*/
sc_bool_t board_get_button_status(void)
{
 return SNVS_GetButtonStatus();
}
/*-----*/
/* Set control value */
/*-----*/
sc_err_t board_set_control(sc_rsrc_t resource, sc_rm_idx_t idx,
 sc_rm_idx_t rsrc_idx, uint32_t ctrl, uint32_t val)
{
 sc_err_t err = SC_ERR_NONE;

 board_print(3,
 "board_set_control(%s, %u, %u)\n", rnames[rsrc_idx], ctrl, val);
 /* Init PMIC */
 pmic_init();
 /* Check if PMIC available */
 ASRT_ERR(pmic_ver.device_id != 0U, SC_ERR_NOTFOUND);
 if (err == SC_ERR_NONE)
 {
 /* Process control */
 switch (resource)
 {
 case SC_R_PMIC_0 :
 if (ctrl == SC_C_TEMP_HI)
 {
 temp_alarm0 =
 SET_PMIC_TEMP_ALARM(PMIC_0_ADDR, val);
 }
 else
 {
 err = SC_ERR_PARM;
 }
 break;
 case SC_R_PMIC_1 :
 if (ctrl == SC_C_TEMP_HI)
 {
 temp_alarm1 =

```

```

 SET_PMIC_TEMP_ALARM(PMIC_1_ADDR, val);
 }
 else
 {
 err = SC_ERR_PARM;
 }
 break;
case SC_R_BOARD_R7 :
 if (ctrl == SC_C_VOLTAGE)
 {
 /* Example (used for testing) */
 board_print(3, "SC_R_BOARD_R7 voltage set to %u\n",
 val);
 }
 else
 {
 err = SC_ERR_PARM;
 }
 break;
default :
 err = SC_ERR_PARM;
 break;
}
}
return err;
}
/*-----*/
/* Get control value */
/*-----*/
sc_err_t board_get_control(sc_rsrc_t resource, sc_rm_idx_t idx,
 sc_rm_idx_t rsrc_idx, uint32_t ctrl, uint32_t *val)
{
 sc_err_t err = SC_ERR_NONE;

 board_print(3,
 "board_get_control(%s, %u)\n", rnames[rsrc_idx], ctrl);
 /* Init PMIC */
 pmic_init();
 /* Check if PMIC available */
 ASRT_ERR(pmic_ver.device_id != 0U, SC_ERR_NOTFOUND);
 if (err == SC_ERR_NONE)
 {
 /* Process control */
 switch (resource)
 {
 case SC_R_PMIC_0 :
 if (ctrl == SC_C_TEMP)
 {
 *val = GET_PMIC_TEMP(PMIC_0_ADDR);
 }
 else if (ctrl == SC_C_TEMP_HI)
 {
 *val = temp_alarm0;
 }
 else
 {
 err = SC_ERR_PARM;
 }
 break;
 case SC_R_PMIC_1 :
 if (ctrl == SC_C_TEMP)
 {
 *val = GET_PMIC_TEMP(PMIC_1_ADDR);
 }
 else if (ctrl == SC_C_TEMP_HI)
 {
 *val = temp_alarm1;
 }
 else
 {
 err = SC_ERR_PARM;
 }
 break;
 case SC_R_BOARD_R7 :
 if (ctrl == SC_C_VOLTAGE)
 {
 /* Example (used for testing) */
 board_print(3, "SC_R_BOARD_R7 voltage get\n");
 }
 else
 {

```



```

 err = SC_ERR_PARM;
 }
 break;
default :
 err = SC_ERR_PARM;
 break;
}
}
return err;
}
/*-----*/
/* PMIC Interrupt (INTB) handler */
/*-----*/
void PMIC_IRQHandler(void)
{
 if (PMIC_IRQ_SERVICE(PMIC_1_ADDR) != SC_FALSE)
 {
 ss_irq_trigger(SC_IRQ_GROUP_TEMP, SC_IRQ_TEMP_PMIC1_HIGH,
 SC_PT_ALL);
 }
 if (PMIC_IRQ_SERVICE(PMIC_0_ADDR) != SC_FALSE)
 {
 ss_irq_trigger(SC_IRQ_GROUP_TEMP, SC_IRQ_TEMP_PMIC0_HIGH,
 SC_PT_ALL);
 }
 NVIC_ClearPendingIRQ(PMIC_INT_IRQn);
}
/*-----*/
/* Button Handler */
/*-----*/
void SNVS_Button_IRQHandler(void)
{
 SNVS_ClearButtonIRQ();
 ss_irq_trigger(SC_IRQ_GROUP_WAKE, SC_IRQ_BUTTON,
 SC_PT_ALL);
}
/*-----*/
/* Init the PMIC interface */
/*-----*/
static void pmic_init(void)
{
 #ifndef EMUL
 static sc_bool_t pmic_checked = SC_FALSE;
 static lpi2c_master_config_t lpi2c_masterConfig;
 sc_pm_clock_rate_t rate = SC_24MHZ;
 /* See if we already checked for the PMIC */
 if (pmic_checked == SC_FALSE)
 {
 sc_err_t err = SC_ERR_NONE;
 pmic_checked = SC_TRUE;
 /* Initialize the PMIC */
 board_print(3, "Start PMIC init\n");
 /* Power up the I2C and configure clocks */
 pm_force_resource_power_mode_v(SC_R_SC_I2C,
 SC_PM_PW_MODE_ON);
 (void) pm_set_clock_rate(SC_PT, SC_R_SC_I2C,
 SC_PM_CLK_PER, &rate);
 (void) pm_force_clock_enable(SC_R_SC_I2C, SC_PM_CLK_PER,
 SC_TRUE);
 /* Initialize the pads used to communicate with the PMIC */
 pad_force_mux(SC_P_PMIC_I2C_SDA, 0,
 SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
 (void) pad_set_gp_28fdsoi(SC_PT, SC_P_PMIC_I2C_SDA,
 SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
 pad_force_mux(SC_P_PMIC_I2C_SCL, 0,
 SC_PAD_CONFIG_OD_IN, SC_PAD_ISO_OFF);
 (void) pad_set_gp_28fdsoi(SC_PT, SC_P_PMIC_I2C_SCL,
 SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
 /* Initialize the PMIC interrupt pad */
 pad_force_mux(SC_P_PMIC_INT_B, 0,
 SC_PAD_CONFIG_NORMAL, SC_PAD_ISO_OFF);
 (void) pad_set_gp_28fdsoi(SC_PT, SC_P_PMIC_INT_B,
 SC_PAD_28FDSOI_DSE_18V_1MA, SC_PAD_28FDSOI_PS_PU);
 /* Initialize the I2C used to communicate with the PMIC */
 LPI2C_MasterGetDefaultConfig(&lpi2c_masterConfig);
 /* MEK board spec is for 1M baud for PMIC I2C bus */
 lpi2c_masterConfig.baudRate_Hz = 1000000U;
 lpi2c_masterConfig.sdaGlitchFilterWidth_ns = 100U;
 lpi2c_masterConfig.sclGlitchFilterWidth_ns = 100U;
 LPI2C_MasterInit(LPI2C_PMIC, &lpi2c_masterConfig, SC_24MHZ);
 }
 }
}

```

```

 /* Delay to allow I2C to settle */
 SystemTimeDelay(2U);
 pmic_ver = GET_PMIC_VERSION(PMIC_0_ADDR);
 temp_alarm0 = SET_PMIC_TEMP_ALARM(PMIC_0_ADDR, PMIC_TEMP_MAX);
 temp_alarm1 = SET_PMIC_TEMP_ALARM(PMIC_1_ADDR, PMIC_TEMP_MAX);
 err |= pmic_ignore_current_limit(PMIC_0_ADDR);
 err |= pmic_ignore_current_limit(PMIC_1_ADDR);
 /* Adjust startup timing */
 err |= pmic_update_timing(PMIC_0_ADDR);
 err |= pmic_update_timing(PMIC_1_ADDR);
 err |= pmic_match_otp(PMIC_0_ADDR, pmic_ver);
 err |= pmic_match_otp(PMIC_1_ADDR, pmic_ver);
 if (err != SC_ERR_NONE)
 {
 /* Loop so WDOG will expire */
 HALT;
 }
 (void) PMIC_SET_MODE(PMIC_0_ADDR, PF8100_SW1, SW_RUN_PWM
 | SW_STBY_PWM);
 (void) PMIC_SET_MODE(PMIC_0_ADDR, PF8100_SW2, SW_RUN_PWM
 | SW_STBY_PWM);
 (void) PMIC_SET_MODE(PMIC_0_ADDR, PF8100_SW7, SW_RUN_PWM
 | SW_STBY_PWM);

 /* Configure STBY voltage for SW1 (VDD_MAIN) */
 if (board_parameter(BOARD_PARM_KS1_RETENTION)
 == BOARD_PARM_KS1_RETENTION_ENABLE)
 {
 (void) PMIC_SET_VOLTAGE(PMIC_0_ADDR, PF8100_SW1, 800,
 REG_STBY_MODE);
 }
 /* Enable PMIC IRQ at NVIC level */
 NVIC_EnableIRQ(PMIC_INT_IRQn);
 board_print(3, "Finished PMIC init\n\n");
}
#endif
}
/*-----*/
/* Bypass current limit for PF8100 */
/*-----*/
static sc_err_t pmic_ignore_current_limit(uint8_t address)
{
 sc_err_t err = SC_ERR_NONE;
 uint8_t idx;
 uint8_t val = 0U;
 static const pf8100_vregs_t switchers[11] =
 {
 PF8100_SW1,
 PF8100_SW2,
 PF8100_SW3,
 PF8100_SW4,
 PF8100_SW5,
 PF8100_SW6,
 PF8100_SW7,
 PF8100_LDO1,
 PF8100_LDO2,
 PF8100_LDO3,
 PF8100_LDO4
 };
 for (idx = 0U; idx < 11U; idx++)
 {
 /* Read the config register first */
 err = PMIC_REGISTER_ACCESS(address, switchers[idx], SC_FALSE,
 &val);
 if (err == SC_ERR_NONE)
 {
 val |= 0x20U; /* set xx_ILIM_BYPASS */
 /*
 * Enable the UV_BYPASS and OV_BYPASS for all LDOs.
 * The SDHC LDO2 constantly switches between 3.3V and 1.8V and
 * the counters are incorrectly triggered.
 * Also any other LDOs (like LDO1 on the board) that is
 * enabled/disabled during suspend/resume can trigger the counters.
 */
 if ((switchers[idx] == PF8100_LDO1) ||
 (switchers[idx] == PF8100_LDO2) ||
 (switchers[idx] == PF8100_LDO3) ||
 (switchers[idx] == PF8100_LDO4))
 {
 val |= 0xC0U;
 }
 }
 }
}

```

```

 err = PMIC_REGISTER_ACCESS(address, switchers[idx], SC_TRUE,
 &val);
 }
 if (err != SC_ERR_NONE)
 {
 break;
 }
}
return err;
}
/*-----*/
/* Update power timing for PF8100 */
/*-----*/
static sc_err_t pmic_update_timing(uint8_t address)
{
 sc_err_t err = SC_ERR_PARM;
 uint8_t val = 0xED;
 /*
 * Add 60ms stable time for power down for:
 * PMIC 1 : LDO2, SW6, SW7
 * PMIC 2 : LDO2, SW5, SW6, SW7
 * on i.mx8QM-mek
 * board, otherwise system may reboot fail by mmc not power off
 * clean
 */
 if (address == PMIC_0_ADDR)
 {
 err = SC_ERR_NONE;
 err |= PMIC_REGISTER_ACCESS(address, 0x8D, SC_TRUE, &val);
 err |= PMIC_REGISTER_ACCESS(address, 0x77, SC_TRUE, &val);
 err |= PMIC_REGISTER_ACCESS(address, 0x7F, SC_TRUE, &val);
 val = 0x29;
 err |= PMIC_REGISTER_ACCESS(address, 0x3C, SC_TRUE, &val);
 }
 else if (address == PMIC_1_ADDR)
 {
 err = SC_ERR_NONE;
 err |= PMIC_REGISTER_ACCESS(address, 0x8D, SC_TRUE, &val);
 err |= PMIC_REGISTER_ACCESS(address, 0x6F, SC_TRUE, &val);
 err |= PMIC_REGISTER_ACCESS(address, 0x77, SC_TRUE, &val);
 err |= PMIC_REGISTER_ACCESS(address, 0x7F, SC_TRUE, &val);
 val = 0x29;
 err |= PMIC_REGISTER_ACCESS(address, 0x3C, SC_TRUE, &val);
 }
 else
 {
 ; /* Intentional empty else */
 }
 return err;
}
/*-----*/
/* Check correct version of OTP for PF8100 */
/*-----*/
static sc_err_t pmic_match_otp(uint8_t address, pmic_version_t ver)
{
 uint8_t reg_value = 0;
 uint16_t prog_id, match;
 sc_err_t err = SC_ERR_NONE;
 if (address == PMIC_0_ADDR)
 {
 match = EP_PROG_ID;
 }
 else
 {
 match = EQ_PROG_ID;
 }
 /* Read Prog ID */
 err |= PMIC_REGISTER_ACCESS(address, 0x2, SC_FALSE, ®_value);
 prog_id = ((reg_value << 4U) & 0x0F00U);
 err |= PMIC_REGISTER_ACCESS(address, 0x3, SC_FALSE, ®_value);
 prog_id |= reg_value;
 /* test against calibration fusing */
 if (OTP_PROG_FUSE_VERSION_1_7V_CAL != 0)
 {
 if (ver.si_rev >= PF8100_C1_SI_REV)
 {
 /* if C1 PMIC test for correct OTP */
 if (prog_id != match) { /* allow only 1.7v OTP */
 error_print("PMIC INVALID!\n");
 }
 }
 }
}

```

```

 else
 {
 error_print("PMIC INVALID!\n");
 }
 }
 else
 {
 if (ver.si_rev >= PF8100_C1_SI_REV)
 {
 if(prog_id == match){/* prohibit only 1.7V OTP */
 error_print("PMIC INVALID!\n");
 }
 }
 }
 return err;
}
/*-----*/
/* Get the pmic ids and switchers connected to SS. */
/*-----*/
static void board_get_pmic_info(sc_sub_t ss,pmic_id_t *pmic_id,
uint32_t *pmic_reg, uint8_t *num_regs)
{
 /* Map SS/PD to PMIC switch */
 switch (ss)
 {
 case SC_SUBSYS_A53 :
 pmic_init();
 /* PF8100_dual Card */
 pmic_id[0] = PMIC_0_ADDR;
 pmic_reg[0] = PF8100_SW5;
 *num_regs = 1U;
 }
 break;
 case SC_SUBSYS_A72 :
 pmic_init();
 /* PF8100_dual Card */
 pmic_id[0] = PMIC_0_ADDR;
 pmic_reg[0] = PF8100_SW3;
 pmic_id[1] = PMIC_0_ADDR;
 pmic_reg[1] = PF8100_SW4;
 *num_regs = 2U;
 }
 break;
 case SC_SUBSYS_GPU_0 :
 pmic_init();
 /* PF8100_dual Card */
 pmic_id[0] = PMIC_1_ADDR;
 pmic_reg[0] = PF8100_SW1;
 pmic_id[1] = PMIC_1_ADDR;
 pmic_reg[1] = PF8100_SW2;
 *num_regs = 2U;
 }
 break;
 case SC_SUBSYS_GPU_1 :
 pmic_init();
 /* PF8100_dual Card */
 pmic_id[0] = PMIC_1_ADDR;
 pmic_reg[0] = PF8100_SW3;
 pmic_id[1] = PMIC_1_ADDR;
 pmic_reg[1] = PF8100_SW4;
 *num_regs = 2U;
 }
 break;
 default :
 /* Intentional empty default */
 break;
 }
}
/*-----*/
/* Board tick */
/*-----*/
void board_tick(uint16_t msec)
{
}
/*-----*/
/* Board IOCTL function */
/*-----*/
sc_err_t board_ioctl(sc_rm_pt_t caller_pt, sc_rsrc_t mu, uint32_t *parm1,
uint32_t *parm2, uint32_t *parm3)
{
 sc_err_t err = SC_ERR_PARM;

```

```
/* For test_misc */
if (*parm1 == 0xFFFFFFFFEU)
{
 *parm1 = *parm2 + *parm3;
 *parm2 = mu;
 *parm3 = caller_pt;
 err = SC_ERR_NONE;
}
return err;
}

/**@*/
```



# Index

(BRD) Board Interface, [359](#)

- [BOARD\\_BFAULT\\_BAD\\_CONTAINER, 364](#)
- [BOARD\\_BFAULT\\_COMMON, 363](#)
- [BOARD\\_BFAULT\\_CPU, 364](#)
- [BOARD\\_BFAULT\\_DDR\\_RET, 364](#)
- [BOARD\\_BFAULT\\_EXIT, 364](#)
- [BOARD\\_BFAULT\\_REBOOT, 364](#)
- [board\\_config\\_debug\\_uart, 365](#)
- [board\\_config\\_sc, 366](#)
- [board\\_cpu\\_reset, 373](#)
- [board\\_ddr\\_action\\_t, 364](#)
- [BOARD\\_DDR\\_COLD\\_INIT, 364](#)
- [board\\_ddr\\_config, 368](#)
- [BOARD\\_DDR\\_DERATE\\_PERIODIC, 364](#)
- [BOARD\\_DDR\\_PERIODIC, 364](#)
- [BOARD\\_DDR\\_PERIODIC\\_HALT, 364](#)
- [BOARD\\_DDR\\_PERIODIC\\_RESTART, 364](#)
- [BOARD\\_DDR\\_SR\\_DRC\\_OFF\\_ENTER, 364](#)
- [BOARD\\_DDR\\_SR\\_DRC\\_OFF\\_EXIT, 364](#)
- [BOARD\\_DDR\\_SR\\_DRC\\_ON\\_ENTER, 364](#)
- [BOARD\\_DDR\\_SR\\_DRC\\_ON\\_EXIT, 364](#)
- [board\\_disable\\_debug\\_uart, 366](#)
- [board\\_early\\_cpu, 369](#)
- [board\\_fault, 376](#)
- [board\\_get\\_button\\_status, 377](#)
- [board\\_get\\_control, 378](#)
- [board\\_get\\_debug\\_uart, 365](#)
- [board\\_init, 364](#)
- [board\\_init\\_ddr, 368](#)
- [board\\_ioctl, 379](#)
- [board\\_panic, 376](#)
- [board\\_parameter, 367](#)
- [BOARD\\_PARM\\_DC0\\_PLL0\\_SSC, 363](#)
- [BOARD\\_PARM\\_DC0\\_PLL1\\_SSC, 363](#)
- [BOARD\\_PARM\\_DC1\\_PLL0\\_SSC, 363](#)
- [BOARD\\_PARM\\_DC1\\_PLL1\\_SSC, 363](#)
- [BOARD\\_PARM\\_KS1\\_ONOFF\\_WAKE, 363](#)
- [BOARD\\_PARM\\_KS1\\_RESUME\\_USEC, 363](#)
- [BOARD\\_PARM\\_KS1\\_RETENTION, 363](#)
- [BOARD\\_PARM\\_PCIE\\_PLL, 363](#)
- [BOARD\\_PARM\\_REBOOT\\_TIME, 363](#)
- [board\\_parm\\_t, 363](#)
- [board\\_power, 372](#)
- [board\\_reboot\\_part, 374](#)
- [board\\_reboot\\_part\\_cont, 375](#)

[board\\_reboot\\_timeout, 375](#)

- [BOARD\\_REBOOT\\_TO\\_FAULT, 364](#)
- [BOARD\\_REBOOT\\_TO\\_FORCE, 364](#)
- [BOARD\\_REBOOT\\_TO\\_NONE, 364](#)
- [board\\_reboot\\_to\\_t, 364](#)
- [board\\_reset, 373](#)
- [board\\_rsrc\\_avail, 367](#)
- [board\\_rsrc\\_reset, 372](#)
- [board\\_security\\_violation, 377](#)
- [board\\_set\\_control, 377](#)
- [board\\_set\\_power\\_mode, 370](#)
- [board\\_set\\_voltage, 370](#)
- [board\\_system\\_config, 369](#)
- [board\\_tick, 378](#)
- [board\\_trans\\_resource\\_power, 371](#)
- [BRD\\_ERR, 363](#)
- [CHECK\\_ANY\\_BIT\\_CLR4, 362](#)
- [CHECK\\_ANY\\_BIT\\_SET4, 362](#)
- [CHECK\\_BITS\\_CLR4, 362](#)
- [CHECK\\_BITS\\_SET4, 362](#)
- [sc\\_bfault\\_t, 363](#)

(DRV) 32-bit Watchdog Timer Driver, [155](#)

- [\\_wdog32\\_interrupt\\_enable\\_t, 157](#)
- [\\_wdog32\\_status\\_flags\\_t, 158](#)
- [kWDOG32\\_ClockPrescalerDivide1, 157](#)
- [kWDOG32\\_ClockPrescalerDivide256, 157](#)
- [kWDOG32\\_ClockSource0, 157](#)
- [kWDOG32\\_ClockSource1, 157](#)
- [kWDOG32\\_ClockSource2, 157](#)
- [kWDOG32\\_ClockSource3, 157](#)
- [kWDOG32\\_HighByteTest, 157](#)
- [kWDOG32\\_InterruptEnable, 158](#)
- [kWDOG32\\_InterruptFlag, 158](#)
- [kWDOG32\\_LowByteTest, 157](#)
- [kWDOG32\\_RunningFlag, 158](#)
- [kWDOG32\\_TestModeDisabled, 157](#)
- [kWDOG32\\_UserModeEnabled, 157](#)
- [WDOG32\\_ClearStatusFlags, 161](#)
- [wdog32\\_clock\\_prescaler\\_t, 157](#)
- [wdog32\\_clock\\_source\\_t, 156](#)
- [WDOG32\\_Deinit, 159](#)
- [WDOG32\\_Disable, 160](#)
- [WDOG32\\_DisableInterrupts, 160](#)
- [WDOG32\\_Enable, 159](#)
- [WDOG32\\_EnableInterrupts, 160](#)

- WDOG32\_GetCounterValue, 164
- WDOG32\_GetDefaultConfig, 158
- WDOG32\_GetStatusFlags, 161
- WDOG32\_Init, 158
- WDOG32\_Refresh, 163
- WDOG32\_SetTimeoutValue, 162
- WDOG32\_SetWindowValue, 162
- wdog32\_test\_mode\_t, 157
- WDOG32\_Unlock, 163
- (DRV) General-Purpose Input/Output, 41
  - gpio\_pin\_direction\_t, 42
  - kGPIO\_DigitalInput, 42
  - kGPIO\_DigitalOutput, 42
- (DRV) Low Power I2C Driver, 54
  - \_lpi2c\_status, 54
  - kStatus\_LPI2C\_ArbitrationLost, 55
  - kStatus\_LPI2C\_BitError, 55
  - kStatus\_LPI2C\_Busy, 55
  - kStatus\_LPI2C\_DmaRequestFail, 55
  - kStatus\_LPI2C\_FifoError, 55
  - kStatus\_LPI2C\_Idle, 55
  - kStatus\_LPI2C\_Nak, 55
  - kStatus\_LPI2C\_NoTransferInProgress, 55
  - kStatus\_LPI2C\_PinLowTimeout, 55
- (DRV) Low Power UART Driver, 95
- (DRV) PF100 Power Management IC Driver, 130
  - pf100\_get\_pmic\_temp, 135
  - pf100\_get\_pmic\_version, 133
  - pf100\_pmic\_get\_voltage, 134
  - pf100\_pmic\_irq\_service, 136
  - pf100\_pmic\_set\_mode, 135
  - pf100\_pmic\_set\_voltage, 133
  - pf100\_set\_pmic\_temp\_alarm, 136
  - pf100\_vol\_regs\_t, 132
  - sw\_pmic\_mode\_t, 133
  - sw\_vmode\_reg\_t, 133
  - vgen\_pmic\_mode\_t, 133
- (DRV) PF8100 Power Management IC Driver, 138
  - ldo\_mode\_t, 140
  - pf8100\_get\_pmic\_temp, 144
  - pf8100\_get\_pmic\_version, 141
  - pf8100\_pmic\_get\_mode, 143
  - pf8100\_pmic\_get\_voltage, 142
  - pf8100\_pmic\_irq\_service, 145
  - pf8100\_pmic\_set\_mode, 142
  - pf8100\_pmic\_set\_voltage, 141
  - pf8100\_set\_pmic\_temp\_alarm, 144
  - pf8100\_vregs\_t, 140
  - sw\_mode\_t, 140
  - vmode\_reg\_t, 141
- (DRV) Power Management IC Driver, 120
  - dynamic\_get\_pmic\_temp, 126
  - dynamic\_get\_pmic\_version, 125
  - dynamic\_pmic\_get\_mode, 124
  - dynamic\_pmic\_get\_voltage, 123
  - dynamic\_pmic\_irq\_service, 124
  - dynamic\_pmic\_register\_access, 125
  - dynamic\_pmic\_set\_mode, 123
  - dynamic\_pmic\_set\_voltage, 122
  - dynamic\_set\_pmic\_temp\_alarm, 126
  - i2c\_error\_flags, 122
  - i2c\_read, 128
  - i2c\_read\_sub, 128
  - i2c\_write, 127
  - i2c\_write\_sub, 127
  - pmic\_get\_device\_id, 129
- (DRV) Secure Non-Volatile Storage Driver, 146
  - SNVS\_ButtonTime, 152
  - SNVS\_ClearButtonIRQ, 153
  - SNVS\_ConfigButton, 152
  - SNVS\_EnterLPM, 153
  - SNVS\_ExitLPM, 153
  - SNVS\_GetButtonStatus, 152
  - SNVS\_GetRtc, 150
  - SNVS\_GetRtcAlarm, 151
  - SNVS\_GetSecureRtc, 149
  - SNVS\_GetSecureRtcAlarm, 150
  - SNVS\_GetSecureRtcCalb, 149
  - SNVS\_GetState, 153
  - SNVS\_PowerOff, 148
  - SNVS\_PowerOff\_IRQHandler, 154
  - SNVS\_ReadGP, 154
  - SNVS\_SecurityViolation\_IRQHandler, 154
  - SNVS\_SetRtc, 150
  - SNVS\_SetRtcAlarm, 151
  - SNVS\_SetRtcCalb, 151
  - SNVS\_SetSecureRtc, 148
  - SNVS\_SetSecureRtcAlarm, 149
  - SNVS\_SetSecureRtcCalb, 149
  - SNVS\_WriteGP, 154
- (SVC) Interrupt Service, 165
  - irq\_enable, 168
  - irq\_status, 169
  - sc\_irq\_enable, 167
  - sc\_irq\_status, 168
- (SVC) Miscellaneous Service, 217
  - misc\_api\_ver, 247
  - misc\_board\_ioctl, 246
  - misc\_boot\_done, 238
  - misc\_boot\_done\_wait, 238
  - misc\_boot\_status, 237
  - misc\_build\_info, 245
  - misc\_debug\_out, 243
  - misc\_get\_boot\_dev, 245
  - misc\_get\_boot\_type, 246
  - misc\_get\_button\_status, 246
  - misc\_get\_control, 236
  - misc\_get\_temp, 244



[misc\\_has\\_temp](#), 244  
[misc\\_init](#), 235  
[misc\\_otp\\_fuse\\_read](#), 243  
[misc\\_otp\\_fuse\\_write](#), 243  
[misc\\_rompatch\\_checksum](#), 246  
[misc\\_seco\\_attest](#), 241  
[misc\\_seco\\_attest\\_mode](#), 241  
[misc\\_seco\\_attest\\_verify](#), 242  
[misc\\_seco\\_authenticate](#), 239  
[misc\\_seco\\_build\\_info](#), 240  
[misc\\_seco\\_chip\\_info](#), 241  
[misc\\_seco\\_commit](#), 242  
[misc\\_seco\\_enable\\_debug](#), 240  
[misc\\_seco\\_forward\\_lifecycle](#), 240  
[misc\\_seco\\_fuse\\_write](#), 239  
[misc\\_seco\\_get\\_attest\\_pkey](#), 242  
[misc\\_seco\\_get\\_attest\\_sign](#), 242  
[misc\\_seco\\_image\\_load](#), 239  
[misc\\_seco\\_return\\_lifecycle](#), 240  
[misc\\_set\\_ari](#), 236  
[misc\\_set\\_control](#), 236  
[misc\\_set\\_dma\\_group](#), 237  
[misc\\_set\\_max\\_dma\\_group](#), 237  
[misc\\_set\\_temp](#), 244  
[misc\\_unique\\_id](#), 245  
[misc\\_waveform\\_capture](#), 238  
[sc\\_misc\\_api\\_ver](#), 229  
[sc\\_misc\\_board\\_ioctl](#), 235  
[sc\\_misc\\_boot\\_done](#), 230  
[sc\\_misc\\_boot\\_status](#), 230  
[sc\\_misc\\_build\\_info](#), 228  
[sc\\_misc\\_debug\\_out](#), 227  
[sc\\_misc\\_get\\_boot\\_dev](#), 233  
[sc\\_misc\\_get\\_boot\\_type](#), 234  
[sc\\_misc\\_get\\_button\\_status](#), 234  
[sc\\_misc\\_get\\_control](#), 222  
[sc\\_misc\\_get\\_temp](#), 233  
[sc\\_misc\\_otp\\_fuse\\_read](#), 231  
[sc\\_misc\\_otp\\_fuse\\_write](#), 231  
[sc\\_misc\\_rompatch\\_checksum](#), 235  
[sc\\_misc\\_seco\\_attest](#), 226  
[sc\\_misc\\_seco\\_attest\\_mode](#), 226  
[sc\\_misc\\_seco\\_attest\\_verify](#), 227  
[sc\\_misc\\_seco\\_authenticate](#), 224  
[sc\\_misc\\_seco\\_build\\_info](#), 225  
[sc\\_misc\\_seco\\_chip\\_info](#), 226  
[sc\\_misc\\_seco\\_commit](#), 227  
[sc\\_misc\\_seco\\_enable\\_debug](#), 225  
[sc\\_misc\\_seco\\_forward\\_lifecycle](#), 225  
[sc\\_misc\\_seco\\_fuse\\_write](#), 224  
[sc\\_misc\\_seco\\_get\\_attest\\_pkey](#), 226  
[sc\\_misc\\_seco\\_get\\_attest\\_sign](#), 227  
[sc\\_misc\\_seco\\_image\\_load](#), 224  
[sc\\_misc\\_seco\\_return\\_lifecycle](#), 225

[sc\\_misc\\_set\\_ari](#), 229  
[sc\\_misc\\_set\\_control](#), 222  
[sc\\_misc\\_set\\_dma\\_group](#), 223  
[sc\\_misc\\_set\\_max\\_dma\\_group](#), 223  
[sc\\_misc\\_set\\_temp](#), 232  
[sc\\_misc\\_unique\\_id](#), 229  
[sc\\_misc\\_waveform\\_capture](#), 228  
 (SVC) Pad Service, 193  
[pad\\_get](#), 212  
[pad\\_get\\_all](#), 213  
[pad\\_get\\_gp](#), 213  
[pad\\_get\\_gp\\_28fdsoi](#), 214  
[pad\\_get\\_gp\\_28fdsoi\\_comp](#), 215  
[pad\\_get\\_gp\\_28fdsoi\\_hsic](#), 215  
[pad\\_get\\_mux](#), 212  
[pad\\_get\\_wakeup](#), 213  
[pad\\_init](#), 210  
[pad\\_map\\_irq](#), 216  
[pad\\_set](#), 211  
[pad\\_set\\_all](#), 212  
[pad\\_set\\_gp](#), 211  
[pad\\_set\\_gp\\_28fdsoi](#), 214  
[pad\\_set\\_gp\\_28fdsoi\\_comp](#), 215  
[pad\\_set\\_gp\\_28fdsoi\\_hsic](#), 214  
[pad\\_set\\_mux](#), 211  
[pad\\_set\\_wakeup](#), 211  
[sc\\_pad\\_28fdsoi\\_dse\\_t](#), 199  
[sc\\_pad\\_28fdsoi\\_ps\\_t](#), 199  
[sc\\_pad\\_28fdsoi\\_pus\\_t](#), 199  
[sc\\_pad\\_config\\_t](#), 199  
[sc\\_pad\\_get](#), 205  
[sc\\_pad\\_get\\_all](#), 204  
[sc\\_pad\\_get\\_gp](#), 201  
[sc\\_pad\\_get\\_gp\\_28fdsoi](#), 206  
[sc\\_pad\\_get\\_gp\\_28fdsoi\\_comp](#), 209  
[sc\\_pad\\_get\\_gp\\_28fdsoi\\_hsic](#), 208  
[sc\\_pad\\_get\\_mux](#), 200  
[sc\\_pad\\_get\\_wakeup](#), 202  
[sc\\_pad\\_iso\\_t](#), 199  
[sc\\_pad\\_set](#), 205  
[sc\\_pad\\_set\\_all](#), 203  
[sc\\_pad\\_set\\_gp](#), 201  
[sc\\_pad\\_set\\_gp\\_28fdsoi](#), 206  
[sc\\_pad\\_set\\_gp\\_28fdsoi\\_comp](#), 208  
[sc\\_pad\\_set\\_gp\\_28fdsoi\\_hsic](#), 207  
[sc\\_pad\\_set\\_mux](#), 199  
[sc\\_pad\\_set\\_wakeup](#), 202  
 (SVC) Power Management Service, 267  
[pm\\_boot](#), 302  
[pm\\_clock\\_enable](#), 300  
[pm\\_cpu\\_reset](#), 304  
[pm\\_cpu\\_start](#), 304  
[pm\\_force\\_clock\\_enable](#), 301  
[pm\\_force\\_resource\\_power\\_mode](#), 296

- pm\_force\_resource\_power\_mode\_v, 297
- pm\_get\_active\_rsrc\_power\_mode, 298
- pm\_get\_clock\_parent, 302
- pm\_get\_clock\_rate, 300
- pm\_get\_reset\_part, 303
- pm\_get\_resource\_power\_mode, 297
- pm\_get\_rsrc\_power\_mode, 298
- pm\_get\_sys\_power\_mode, 294
- pm\_init, 293
- pm\_init\_part, 293
- pm\_is\_partition\_started, 306
- pm\_is\_resource\_accessible, 295
- pm\_reboot, 303
- pm\_reboot\_continue, 305
- pm\_reboot\_part, 305
- pm\_reboot\_partition, 304
- pm\_req\_cpu\_low\_power\_mode, 298
- pm\_req\_low\_power\_mode, 298
- pm\_req\_sys\_if\_power\_mode, 299
- pm\_reset, 305
- pm\_reset\_reason, 303
- pm\_set\_boot\_parm, 302
- pm\_set\_clock\_parent, 301
- pm\_set\_clock\_rate, 300
- pm\_set\_cpu\_resume, 299
- pm\_set\_cpu\_resume\_addr, 299
- pm\_set\_partition\_power\_mode, 294
- pm\_set\_resource\_power\_mode, 295
- pm\_set\_resource\_power\_mode\_all, 295
- pm\_set\_rsrc\_power\_mode, 295
- pm\_set\_sys\_power\_mode, 293
- pm\_update\_ridx, 294
- pm\_update\_rsrc\_power\_mode, 296
- sc\_pm\_boot, 288
- sc\_pm\_clock\_enable, 285
- sc\_pm\_cpu\_reset, 292
- sc\_pm\_cpu\_start, 291
- sc\_pm\_get\_clock\_parent, 286
- sc\_pm\_get\_clock\_rate, 284
- sc\_pm\_get\_reset\_part, 288
- sc\_pm\_get\_resource\_power\_mode, 279
- sc\_pm\_get\_sys\_power\_mode, 277
- sc\_pm\_is\_partition\_started, 292
- sc\_pm\_power\_mode\_t, 275
- sc\_pm\_reboot, 290
- sc\_pm\_reboot\_continue, 291
- sc\_pm\_reboot\_partition, 290
- sc\_pm\_req\_cpu\_low\_power\_mode, 280
- sc\_pm\_req\_low\_power\_mode, 279
- sc\_pm\_req\_sys\_if\_power\_mode, 282
- sc\_pm\_reset, 287
- sc\_pm\_reset\_reason, 287
- sc\_pm\_set\_boot\_parm, 289
- sc\_pm\_set\_clock\_parent, 285
- sc\_pm\_set\_clock\_rate, 282
- sc\_pm\_set\_cpu\_resume, 281
- sc\_pm\_set\_cpu\_resume\_addr, 280
- sc\_pm\_set\_partition\_power\_mode, 276
- sc\_pm\_set\_resource\_power\_mode, 277
- sc\_pm\_set\_resource\_power\_mode\_all, 278
- sc\_pm\_set\_sys\_power\_mode, 276
- (SVC) Resource Management Service, 307
  - rm\_assign\_memreg, 354
  - rm\_assign\_pad, 356
  - rm\_assign\_resource, 343
  - rm\_check\_ancestor, 342
  - rm\_check\_map\_ridx, 347
  - rm\_check\_map\_ridx\_v, 347
  - rm\_dump, 358
  - rm\_find\_memreg, 354
  - rm\_get\_did, 340
  - rm\_get\_memreg\_info, 356
  - rm\_get\_pad\_owner, 357
  - rm\_get\_partition, 338
  - rm\_get\_partition\_parent, 340
  - rm\_get\_resource\_info, 352
  - rm\_get\_resource\_owner, 350
  - rm\_get\_ridx\_owner, 350
  - rm\_get\_ridx\_ss\_info, 346
  - rm\_init, 336
  - rm\_init\_subsys, 358
  - rm\_is\_memreg\_owned, 356
  - rm\_is\_pad\_owned, 357
  - rm\_is\_parent, 342
  - rm\_is\_partition\_isolated, 339
  - rm\_is\_partition\_used, 339
  - rm\_is\_resource\_access\_allowed, 349
  - rm\_is\_resource\_avail, 348
  - rm\_is\_resource\_master, 351
  - rm\_is\_resource\_owned, 348
  - rm\_is\_resource\_peripheral, 351
  - rm\_is\_ridx\_access\_allowed, 350
  - rm\_is\_ridx\_avail, 349
  - rm\_is\_ridx\_master, 351
  - rm\_is\_ridx\_owned, 348
  - rm\_is\_ridx\_peripheral, 352
  - rm\_is\_secure\_partition, 339
  - rm\_is\_sys\_access, 340
  - rm\_memreg\_alloc, 353
  - rm\_memreg\_frag, 353
  - rm\_memreg\_free, 354
  - rm\_memreg\_split, 353
  - rm\_move\_all, 343
  - rm\_partition\_alloc, 337
  - rm\_partition\_free, 338
  - rm\_partition\_lock, 341
  - rm\_partition\_static, 341
  - rm\_reserve\_static\_did, 337

- rm\_reserve\_static\_pt, 337
- rm\_ridx\_block, 352
- rm\_set\_confidential, 338
- rm\_set\_master\_attributes, 344
- rm\_set\_master\_sid, 344
- rm\_set\_memreg\_iee, 355
- rm\_set\_memreg\_permissions, 355
- rm\_set\_pad\_movable, 357
- rm\_set\_parent, 341
- rm\_set\_peripheral\_permissions, 345
- rm\_set\_resource\_movable, 343
- rm\_set\_subsys\_rsrc\_movable, 344
- rm\_update\_master, 345
- rm\_update\_peripheral, 346
- rm\_update\_resource, 346
- sc\_rm\_assign\_memreg, 332
- sc\_rm\_assign\_pad, 334
- sc\_rm\_assign\_resource, 322
- sc\_rm\_dump, 336
- sc\_rm\_find\_memreg, 331
- sc\_rm\_get\_did, 318
- sc\_rm\_get\_memreg\_info, 334
- sc\_rm\_get\_partition, 320
- sc\_rm\_get\_resource\_info, 328
- sc\_rm\_get\_resource\_owner, 327
- sc\_rm\_is\_memreg\_owned, 333
- sc\_rm\_is\_pad\_owned, 336
- sc\_rm\_is\_resource\_master, 327
- sc\_rm\_is\_resource\_owned, 326
- sc\_rm\_is\_resource\_peripheral, 328
- sc\_rm\_memreg\_alloc, 329
- sc\_rm\_memreg\_frag, 330
- sc\_rm\_memreg\_free, 331
- sc\_rm\_memreg\_split, 329
- sc\_rm\_move\_all, 321
- sc\_rm\_partition\_alloc, 316
- sc\_rm\_partition\_free, 318
- sc\_rm\_partition\_lock, 319
- sc\_rm\_partition\_static, 319
- sc\_rm\_perm\_t, 316
- sc\_rm\_set\_confidential, 317
- sc\_rm\_set\_master\_attributes, 324
- sc\_rm\_set\_master\_sid, 325
- sc\_rm\_set\_memreg\_permissions, 333
- sc\_rm\_set\_pad\_movable, 335
- sc\_rm\_set\_parent, 320
- sc\_rm\_set\_peripheral\_permissions, 325
- sc\_rm\_set\_resource\_movable, 323
- sc\_rm\_set\_subsys\_rsrc\_movable, 323
- (SVC) Security Service, 170
  - sc\_seco\_attest, 177
  - sc\_seco\_attest\_mode, 176
  - sc\_seco\_attest\_verify, 179
  - sc\_seco\_authenticate, 174
  - sc\_seco\_build\_info, 183
  - sc\_seco\_chip\_info, 183
  - sc\_seco\_commit, 176
  - sc\_seco\_enable\_debug, 184
  - sc\_seco\_forward\_lifecycle, 174
  - sc\_seco\_fuse\_write, 185
  - sc\_seco\_gen\_key\_blob, 179
  - sc\_seco\_get\_attest\_pkey, 177
  - sc\_seco\_get\_attest\_sign, 178
  - sc\_seco\_get\_event, 184
  - sc\_seco\_get\_mp\_key, 181
  - sc\_seco\_get\_mp\_sign, 182
  - sc\_seco\_image\_load, 173
  - sc\_seco\_load\_key, 180
  - sc\_seco\_patch, 185
  - sc\_seco\_return\_lifecycle, 175
  - sc\_seco\_update\_mpmr, 181
  - seco\_attest, 190
  - seco\_attest\_mode, 190
  - seco\_attest\_verify, 191
  - seco\_authenticate, 186
  - seco\_build\_info, 189
  - seco\_chip\_info, 189
  - seco\_commit, 191
  - seco\_enable\_debug, 188
  - seco\_forward\_lifecycle, 188
  - seco\_fuse\_write, 187
  - seco\_gen\_key\_blob, 187
  - seco\_get\_attest\_pkey, 190
  - seco\_get\_attest\_sign, 191
  - seco\_get\_event, 189
  - seco\_get\_mp\_key, 191
  - seco\_get\_mp\_sign, 192
  - seco\_image\_load, 186
  - seco\_init, 186
  - seco\_load\_key, 187
  - seco\_patch, 188
  - seco\_return\_lifecycle, 188
  - seco\_update\_mpmr, 192
- (SVC) Timer Service, 248
  - sc\_timer\_cancel\_rtc\_alarm, 257
  - sc\_timer\_cancel\_sysctr\_alarm, 259
  - sc\_timer\_get\_rtc\_sec1970, 256
  - sc\_timer\_get\_rtc\_time, 255
  - sc\_timer\_get\_wdog\_status, 253
  - sc\_timer\_ping\_wdog, 252
  - sc\_timer\_pt\_get\_wdog\_status, 253
  - sc\_timer\_set\_rtc\_alarm, 256
  - sc\_timer\_set\_rtc\_calb, 258
  - sc\_timer\_set\_rtc\_periodic\_alarm, 257
  - sc\_timer\_set\_rtc\_time, 254
  - sc\_timer\_set\_sysctr\_alarm, 258
  - sc\_timer\_set\_sysctr\_periodic\_alarm, 259
  - sc\_timer\_set\_wdog\_action, 254

- sc\_timer\_set\_wdog\_pre\_timeout, [251](#)
- sc\_timer\_set\_wdog\_timeout, [250](#)
- sc\_timer\_start\_wdog, [251](#)
- sc\_timer\_stop\_wdog, [252](#)
- timer\_cancel\_rtc\_alarm, [265](#)
- timer\_get\_rtc\_sec1970, [265](#)
- timer\_get\_rtc\_time, [264](#)
- timer\_get\_wdog\_status, [262](#)
- timer\_halt\_wdog, [262](#)
- timer\_init, [260](#)
- timer\_init\_part, [260](#)
- timer\_ping\_wdog, [262](#)
- timer\_pt\_get\_wdog\_status, [263](#)
- timer\_set\_rtc\_alarm, [264](#)
- timer\_set\_rtc\_calb, [266](#)
- timer\_set\_rtc\_periodic\_alarm, [265](#)
- timer\_set\_rtc\_time, [264](#)
- timer\_set\_wdog\_action, [263](#)
- timer\_set\_wdog\_pre\_timeout, [261](#)
- timer\_set\_wdog\_timeout, [261](#)
- timer\_start\_wdog, [261](#)
- timer\_stop\_wdog, [261](#)
- timer\_take\_wdog\_action, [263](#)
- \_lpi2c\_master\_flags
  - LPI2C Master Driver, [59](#)
- \_lpi2c\_master\_transfer\_flags
  - LPI2C Master Driver, [62](#)
- \_lpi2c\_slave\_flags
  - LPI2C Slave Driver, [78](#)
- \_lpi2c\_status
  - (DRV) Low Power I2C Driver, [54](#)
- \_lpuart\_flags
  - LPUART Driver, [101](#)
- \_lpuart\_interrupt\_enable
  - LPUART Driver, [100](#)
- \_lpuart\_status
  - LPUART Driver, [99](#)
- \_wdog32\_interrupt\_enable\_t
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- \_wdog32\_status\_flags\_t
  - (DRV) 32-bit Watchdog Timer Driver, [158](#)
- BOARD\_BFAULT\_BAD\_CONTAINER
  - (BRD) Board Interface, [364](#)
- BOARD\_BFAULT\_COMMON
  - (BRD) Board Interface, [363](#)
- BOARD\_BFAULT\_CPU
  - (BRD) Board Interface, [364](#)
- BOARD\_BFAULT\_DDR\_RET
  - (BRD) Board Interface, [364](#)
- BOARD\_BFAULT\_EXIT
  - (BRD) Board Interface, [364](#)
- BOARD\_BFAULT\_REBOOT
  - (BRD) Board Interface, [364](#)
- board\_config\_debug\_uart
  - (BRD) Board Interface, [365](#)
- board\_config\_sc
  - (BRD) Board Interface, [366](#)
- board\_cpu\_reset
  - (BRD) Board Interface, [373](#)
- board\_ddr\_action\_t
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_COLD\_INIT
  - (BRD) Board Interface, [364](#)
- board\_ddr\_config
  - (BRD) Board Interface, [368](#)
- BOARD\_DDR\_DERATE\_PERIODIC
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_PERIODIC
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_PERIODIC\_HALT
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_PERIODIC\_RESTART
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_SR\_DRC\_OFF\_ENTER
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_SR\_DRC\_OFF\_EXIT
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_SR\_DRC\_ON\_ENTER
  - (BRD) Board Interface, [364](#)
- BOARD\_DDR\_SR\_DRC\_ON\_EXIT
  - (BRD) Board Interface, [364](#)
- board\_disable\_debug\_uart
  - (BRD) Board Interface, [366](#)
- board\_early\_cpu
  - (BRD) Board Interface, [369](#)
- board\_fault
  - (BRD) Board Interface, [376](#)
- board\_get\_button\_status
  - (BRD) Board Interface, [377](#)
- board\_get\_control
  - (BRD) Board Interface, [378](#)
- board\_get\_debug\_uart
  - (BRD) Board Interface, [365](#)
- board\_init
  - (BRD) Board Interface, [364](#)
- board\_init\_ddr
  - (BRD) Board Interface, [368](#)
- board\_ioctl
  - (BRD) Board Interface, [379](#)
- board\_panic
  - (BRD) Board Interface, [376](#)
- board\_parameter
  - (BRD) Board Interface, [367](#)
- BOARD\_PARM\_DC0\_PLL0\_SSC
  - (BRD) Board Interface, [363](#)
- BOARD\_PARM\_DC0\_PLL1\_SSC
  - (BRD) Board Interface, [363](#)

BOARD\_PARM\_DC1\_PLL0\_SSC  
 (BRD) Board Interface, [363](#)

BOARD\_PARM\_DC1\_PLL1\_SSC  
 (BRD) Board Interface, [363](#)

BOARD\_PARM\_KS1\_ONOFF\_WAKE  
 (BRD) Board Interface, [363](#)

BOARD\_PARM\_KS1\_RESUME\_USEC  
 (BRD) Board Interface, [363](#)

BOARD\_PARM\_KS1\_RETENTION  
 (BRD) Board Interface, [363](#)

BOARD\_PARM\_PCIE\_PLL  
 (BRD) Board Interface, [363](#)

BOARD\_PARM\_REBOOT\_TIME  
 (BRD) Board Interface, [363](#)

board\_parm\_t  
 (BRD) Board Interface, [363](#)

board\_power  
 (BRD) Board Interface, [372](#)

board\_reboot\_part  
 (BRD) Board Interface, [374](#)

board\_reboot\_part\_cont  
 (BRD) Board Interface, [375](#)

board\_reboot\_timeout  
 (BRD) Board Interface, [375](#)

BOARD\_REBOOT\_TO\_FAULT  
 (BRD) Board Interface, [364](#)

BOARD\_REBOOT\_TO\_FORCE  
 (BRD) Board Interface, [364](#)

BOARD\_REBOOT\_TO\_NONE  
 (BRD) Board Interface, [364](#)

board\_reboot\_to\_t  
 (BRD) Board Interface, [364](#)

board\_reset  
 (BRD) Board Interface, [373](#)

board\_rsrc\_avail  
 (BRD) Board Interface, [367](#)

board\_rsrc\_reset  
 (BRD) Board Interface, [372](#)

board\_security\_violation  
 (BRD) Board Interface, [377](#)

board\_set\_control  
 (BRD) Board Interface, [377](#)

board\_set\_power\_mode  
 (BRD) Board Interface, [370](#)

board\_set\_voltage  
 (BRD) Board Interface, [370](#)

board\_system\_config  
 (BRD) Board Interface, [369](#)

board\_tick  
 (BRD) Board Interface, [378](#)

board\_trans\_resource\_power  
 (BRD) Board Interface, [371](#)

BRD\_ERR  
 (BRD) Board Interface, [363](#)

busIdleTimeout\_ns  
 lpi2c\_master\_config\_t, [393](#)

CHECK\_ANY\_BIT\_CLR4  
 (BRD) Board Interface, [362](#)

CHECK\_ANY\_BIT\_SET4  
 (BRD) Board Interface, [362](#)

CHECK\_BITS\_CLR4  
 (BRD) Board Interface, [362](#)

CHECK\_BITS\_SET4  
 (BRD) Board Interface, [362](#)

completionStatus  
 lpi2c\_slave\_transfer\_t, [398](#)

dynamic\_get\_pmic\_temp  
 (DRV) Power Management IC Driver, [126](#)

dynamic\_get\_pmic\_version  
 (DRV) Power Management IC Driver, [125](#)

dynamic\_pmic\_get\_mode  
 (DRV) Power Management IC Driver, [124](#)

dynamic\_pmic\_get\_voltage  
 (DRV) Power Management IC Driver, [123](#)

dynamic\_pmic\_irq\_service  
 (DRV) Power Management IC Driver, [124](#)

dynamic\_pmic\_register\_access  
 (DRV) Power Management IC Driver, [125](#)

dynamic\_pmic\_set\_mode  
 (DRV) Power Management IC Driver, [123](#)

dynamic\_pmic\_set\_voltage  
 (DRV) Power Management IC Driver, [122](#)

dynamic\_set\_pmic\_temp\_alarm  
 (DRV) Power Management IC Driver, [126](#)

enableAck  
 lpi2c\_slave\_config\_t, [397](#)

FGPIO Driver, [48](#)

FGPIO\_ClearPinsInterruptFlags, [52](#)

FGPIO\_ClearPinsOutput, [50](#)

FGPIO\_GetPinsInterruptFlags, [52](#)

FGPIO\_PinInit, [49](#)

FGPIO\_ReadPinInput, [51](#)

FGPIO\_SetPinsOutput, [50](#)

FGPIO\_TogglePinsOutput, [51](#)

FGPIO\_WritePinOutput, [50](#)

FGPIO\_ClearPinsInterruptFlags  
 FGPIO Driver, [52](#)

FGPIO\_ClearPinsOutput  
 FGPIO Driver, [50](#)

FGPIO\_GetPinsInterruptFlags  
 FGPIO Driver, [52](#)

FGPIO\_PinInit  
 FGPIO Driver, [49](#)

FGPIO\_ReadPinInput  
 FGPIO Driver, [51](#)

- FGPIO\_SetPinsOutput
  - FGPIO Driver, [50](#)
- FGPIO\_TogglePinsOutput
  - FGPIO Driver, [51](#)
- FGPIO\_WritePinOutput
  - FGPIO Driver, [50](#)
- flags
  - lpi2c\_master\_transfer\_t, [395](#)
- GPIO Driver, [43](#)
  - GPIO\_ClearPinsInterruptFlags, [47](#)
  - GPIO\_ClearPinsOutput, [45](#)
  - GPIO\_GetPinsInterruptFlags, [46](#)
  - GPIO\_PinInit, [44](#)
  - GPIO\_ReadPinInput, [46](#)
  - GPIO\_SetPinsOutput, [45](#)
  - GPIO\_TogglePinsOutput, [45](#)
  - GPIO\_WritePinOutput, [44](#)
- GPIO\_ClearPinsInterruptFlags
  - GPIO Driver, [47](#)
- GPIO\_ClearPinsOutput
  - GPIO Driver, [45](#)
- GPIO\_GetPinsInterruptFlags
  - GPIO Driver, [46](#)
- gpio\_pin\_config\_t, [391](#)
- gpio\_pin\_direction\_t
  - (DRV) General-Purpose Input/Output, [42](#)
- GPIO\_PinInit
  - GPIO Driver, [44](#)
- GPIO\_ReadPinInput
  - GPIO Driver, [46](#)
- GPIO\_SetPinsOutput
  - GPIO Driver, [45](#)
- GPIO\_TogglePinsOutput
  - GPIO Driver, [45](#)
- GPIO\_WritePinOutput
  - GPIO Driver, [44](#)
- i2c\_error\_flags
  - (DRV) Power Management IC Driver, [122](#)
- i2c\_read
  - (DRV) Power Management IC Driver, [128](#)
- i2c\_read\_sub
  - (DRV) Power Management IC Driver, [128](#)
- i2c\_write
  - (DRV) Power Management IC Driver, [127](#)
- i2c\_write\_sub
  - (DRV) Power Management IC Driver, [127](#)
- IGPIO: i.MX General-Purpose Input/Output Driver, [53](#)
  - IGPIO\_ClearPinsInterruptFlags
    - lgpio\_driver, [390](#)
  - IGPIO\_ClearPinsOutput
    - lgpio\_driver, [384](#)
  - IGPIO\_DisableInterrupts
    - lgpio\_driver, [389](#)
  - lgpio\_driver, [380](#)
    - IGPIO\_ClearPinsInterruptFlags, [390](#)
    - IGPIO\_ClearPinsOutput, [384](#)
    - IGPIO\_DisableInterrupts, [389](#)
    - IGPIO\_EnableInterrupts, [387](#)
    - IGPIO\_GetPinsInterruptFlags, [389](#)
    - igpio\_interrupt\_mode\_t, [382](#)
    - igpio\_pin\_direction\_t, [381](#)
    - IGPIO\_PinInit, [382](#)
    - IGPIO\_PinRead, [385](#)
    - IGPIO\_PinReadPadStatus, [385](#)
    - IGPIO\_PinSetInterruptConfig, [386](#)
    - IGPIO\_PinWrite, [382](#)
    - IGPIO\_PortClear, [384](#)
    - IGPIO\_PortClearInterruptFlags, [390](#)
    - IGPIO\_PortDisableInterrupts, [387](#)
    - IGPIO\_PortEnableInterrupts, [387](#)
    - IGPIO\_PortGetInterruptFlags, [389](#)
    - IGPIO\_PortSet, [383](#)
    - IGPIO\_PortToggle, [384](#)
    - IGPIO\_ReadPadStatus, [386](#)
    - IGPIO\_ReadPinInput, [385](#)
    - IGPIO\_SetPinInterruptConfig, [386](#)
    - IGPIO\_SetPinsOutput, [383](#)
    - IGPIO\_WritePinOutput, [383](#)
  - kIGPIO\_DigitalInput, [381](#)
  - kIGPIO\_DigitalOutput, [381](#)
  - kIGPIO\_IntFallingEdge, [382](#)
  - kIGPIO\_IntHighLevel, [382](#)
  - kIGPIO\_IntLowLevel, [382](#)
  - kIGPIO\_IntRisingEdge, [382](#)
  - kIGPIO\_IntRisingOrFallingEdge, [382](#)
  - kIGPIO\_NoIntmode, [382](#)
- IGPIO\_EnableInterrupts
  - lgpio\_driver, [387](#)
- IGPIO\_GetPinsInterruptFlags
  - lgpio\_driver, [389](#)
- igpio\_interrupt\_mode\_t
  - lgpio\_driver, [382](#)
- igpio\_pin\_config\_t, [391](#)
- igpio\_pin\_direction\_t
  - lgpio\_driver, [381](#)
- IGPIO\_PinInit
  - lgpio\_driver, [382](#)
- IGPIO\_PinRead
  - lgpio\_driver, [385](#)
- IGPIO\_PinReadPadStatus
  - lgpio\_driver, [385](#)
- IGPIO\_PinSetInterruptConfig
  - lgpio\_driver, [386](#)
- IGPIO\_PinWrite
  - lgpio\_driver, [382](#)
- IGPIO\_PortClear
  - lgpio\_driver, [384](#)

- IGPIO\_PortClearInterruptFlags
  - lgpio\_driver, [390](#)
- IGPIO\_PortDisableInterrupts
  - lgpio\_driver, [387](#)
- IGPIO\_PortEnableInterrupts
  - lgpio\_driver, [387](#)
- IGPIO\_PortGetInterruptFlags
  - lgpio\_driver, [389](#)
- IGPIO\_PortSet
  - lgpio\_driver, [383](#)
- IGPIO\_PortToggle
  - lgpio\_driver, [384](#)
- IGPIO\_ReadPadStatus
  - lgpio\_driver, [386](#)
- IGPIO\_ReadPinInput
  - lgpio\_driver, [385](#)
- IGPIO\_SetPinInterruptConfig
  - lgpio\_driver, [386](#)
- IGPIO\_SetPinsOutput
  - lgpio\_driver, [383](#)
- IGPIO\_WritePinOutput
  - lgpio\_driver, [383](#)
- ipc.h
  - sc\_ipc\_close, [428](#)
  - sc\_ipc\_open, [427](#)
  - sc\_ipc\_read, [428](#)
  - sc\_ipc\_write, [428](#)
- irq\_enable
  - (SVC) Interrupt Service, [168](#)
- irq\_status
  - (SVC) Interrupt Service, [169](#)
- kGPIO\_DigitalInput
  - (DRV) General-Purpose Input/Output, [42](#)
- kGPIO\_DigitalOutput
  - (DRV) General-Purpose Input/Output, [42](#)
- kIGPIO\_DigitalInput
  - lgpio\_driver, [381](#)
- kIGPIO\_DigitalOutput
  - lgpio\_driver, [381](#)
- kIGPIO\_IntFallingEdge
  - lgpio\_driver, [382](#)
- kIGPIO\_IntHighLevel
  - lgpio\_driver, [382](#)
- kIGPIO\_IntLowLevel
  - lgpio\_driver, [382](#)
- kIGPIO\_IntRisingEdge
  - lgpio\_driver, [382](#)
- kIGPIO\_IntRisingOrFallingEdge
  - lgpio\_driver, [382](#)
- kIGPIO\_NoIntmode
  - lgpio\_driver, [382](#)
- kLPI2C\_1stWordAndM1EqualsM0AndM1
  - LPI2C Master Driver, [62](#)
- kLPI2C\_1stWordEqualsM0And2ndWordEqualsM1
  - LPI2C Master Driver, [62](#)
- kLPI2C\_1stWordEqualsM0OrM1
  - LPI2C Master Driver, [62](#)
- kLPI2C\_2PinOpenDrain
  - LPI2C Master Driver, [61](#)
- kLPI2C\_2PinOpenDrainWithSeparateSlave
  - LPI2C Master Driver, [61](#)
- kLPI2C\_2PinOutputOnly
  - LPI2C Master Driver, [61](#)
- kLPI2C\_2PinOutputOnlyWithSeparateSlave
  - LPI2C Master Driver, [61](#)
- kLPI2C\_2PinPushPull
  - LPI2C Master Driver, [61](#)
- kLPI2C\_2PinPushPullWithSeparateSlave
  - LPI2C Master Driver, [61](#)
- kLPI2C\_4PinPushPull
  - LPI2C Master Driver, [61](#)
- kLPI2C\_4PinPushPullWithInvertedOutput
  - LPI2C Master Driver, [61](#)
- kLPI2C\_AnyWordAndM1EqualsM0AndM1
  - LPI2C Master Driver, [62](#)
- kLPI2C\_AnyWordEqualsM0AndNextWordEqualsM1
  - LPI2C Master Driver, [62](#)
- kLPI2C\_AnyWordEqualsM0OrM1
  - LPI2C Master Driver, [62](#)
- kLPI2C\_HostRequestExternalPin
  - LPI2C Master Driver, [61](#)
- kLPI2C\_HostRequestInputTrigger
  - LPI2C Master Driver, [61](#)
- kLPI2C\_HostRequestPinActiveHigh
  - LPI2C Master Driver, [61](#)
- kLPI2C\_HostRequestPinActiveLow
  - LPI2C Master Driver, [61](#)
- kLPI2C\_MasterArbitrationLostFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterBusBusyFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterBusyFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterDataMatchFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterEndOfPacketFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterFifoErrFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterNackDetectFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterPinLowTimeoutFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterRxReadyFlag
  - LPI2C Master Driver, [60](#)
- kLPI2C\_MasterStopDetectFlag
  - LPI2C Master Driver, [60](#)



- kLPI2C\_MasterTxReadyFlag  
LPI2C Master Driver, [60](#)
- kLPI2C\_MatchAddress0  
LPI2C Slave Driver, [79](#)
- kLPI2C\_MatchAddress0OrAddress1  
LPI2C Slave Driver, [79](#)
- kLPI2C\_MatchAddress0ThroughAddress1  
LPI2C Slave Driver, [79](#)
- kLPI2C\_MatchDisabled  
LPI2C Master Driver, [62](#)
- kLPI2C\_Read  
LPI2C Master Driver, [60](#)
- kLPI2C\_SlaveAddressMatch0Flag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveAddressMatch1Flag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveAddressMatchEvent  
LPI2C Slave Driver, [80](#)
- kLPI2C\_SlaveAddressValidFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveAllEvents  
LPI2C Slave Driver, [80](#)
- kLPI2C\_SlaveBitErrFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveBusBusyFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveBusyFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveCompletionEvent  
LPI2C Slave Driver, [80](#)
- kLPI2C\_SlaveFifoErrFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveGeneralCallFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveReceiveEvent  
LPI2C Slave Driver, [80](#)
- kLPI2C\_SlaveRepeatedStartDetectFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveRepeatedStartEvent  
LPI2C Slave Driver, [80](#)
- kLPI2C\_SlaveRxReadyFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveStopDetectFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveTransmitAckEvent  
LPI2C Slave Driver, [80](#)
- kLPI2C\_SlaveTransmitAckFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_SlaveTransmitEvent  
LPI2C Slave Driver, [80](#)
- kLPI2C\_SlaveTxReadyFlag  
LPI2C Slave Driver, [79](#)
- kLPI2C\_TransferDefaultFlag  
LPI2C Master Driver, [62](#)
- kLPI2C\_TransferNoStartFlag  
LPI2C Master Driver, [62](#)
- kLPI2C\_TransferNoStopFlag  
LPI2C Master Driver, [62](#)
- kLPI2C\_TransferRepeatedStartFlag  
LPI2C Master Driver, [62](#)
- kLPI2C\_Write  
LPI2C Master Driver, [60](#)
- kLPUART\_EightDataBits  
LPUART Driver, [100](#)
- kLPUART\_FramingErrorFlag  
LPUART Driver, [101](#)
- kLPUART\_FramingErrorInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_IdleLineFlag  
LPUART Driver, [101](#)
- kLPUART\_IdleLineInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_NoiseErrorFlag  
LPUART Driver, [101](#)
- kLPUART\_NoiseErrorInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_OneStopBit  
LPUART Driver, [100](#)
- kLPUART\_ParityDisabled  
LPUART Driver, [100](#)
- kLPUART\_ParityErrorFlag  
LPUART Driver, [101](#)
- kLPUART\_ParityErrorInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_ParityEven  
LPUART Driver, [100](#)
- kLPUART\_ParityOdd  
LPUART Driver, [100](#)
- kLPUART\_RxActiveEdgeFlag  
LPUART Driver, [101](#)
- kLPUART\_RxActiveEdgeInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_RxActiveFlag  
LPUART Driver, [101](#)
- kLPUART\_RxDataRegFullFlag  
LPUART Driver, [101](#)
- kLPUART\_RxDataRegFullInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_RxOverrunFlag  
LPUART Driver, [101](#)
- kLPUART\_RxOverrunInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_TransmissionCompleteFlag  
LPUART Driver, [101](#)
- kLPUART\_TransmissionCompleteInterruptEnable  
LPUART Driver, [101](#)
- kLPUART\_TwoStopBit  
LPUART Driver, [100](#)



- kLPUART\_TxDataRegEmptyFlag
  - LPUART Driver, [101](#)
- kLPUART\_TxDataRegEmptyInterruptEnable
  - LPUART Driver, [101](#)
- kStatus\_LPI2C\_ArbitrationLost
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_BitError
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_Busy
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_DmaRequestFail
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_FifoError
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_Idle
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_Nak
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_NoTransferInProgress
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPI2C\_PinLowTimeout
  - (DRV) Low Power I2C Driver, [55](#)
- kStatus\_LPUART\_BaudrateNotSupport
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_Error
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_FlagCannotClearManually
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_FramingError
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_NoiseError
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_ParityError
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_RxBusy
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_RxHardwareOverrun
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_RxIdle
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_RxRingBufferOverrun
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_RxWatermarkTooLarge
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_TxBusy
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_TxIdle
  - LPUART Driver, [99](#)
- kStatus\_LPUART\_TxWatermarkTooLarge
  - LPUART Driver, [99](#)
- kWDOG32\_ClockPrescalerDivide1
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_ClockPrescalerDivide256
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_ClockSource0
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_ClockSource1
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_ClockSource2
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_ClockSource3
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_HighByteTest
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_InterruptEnable
  - (DRV) 32-bit Watchdog Timer Driver, [158](#)
- kWDOG32\_InterruptFlag
  - (DRV) 32-bit Watchdog Timer Driver, [158](#)
- kWDOG32\_LowByteTest
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_RunningFlag
  - (DRV) 32-bit Watchdog Timer Driver, [158](#)
- kWDOG32\_TestModeDisabled
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- kWDOG32\_UserModeEnabled
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- lido\_mode\_t
  - (DRV) PF8100 Power Management IC Driver, [140](#)
- LPI2C  $\mu$ COS/II Driver, [93](#)
- LPI2C  $\mu$ COS/III Driver, [94](#)
- LPI2C FreeRTOS Driver, [92](#)
- LPI2C Master DMA Driver, [90](#)
- LPI2C Master Driver, [56](#)
  - \_lpi2c\_master\_flags, [59](#)
  - \_lpi2c\_master\_transfer\_flags, [62](#)
  - kLPI2C\_1stWordAndM1EqualsM0AndM1, [62](#)
  - kLPI2C\_1stWordEqualsM0And2ndWordEqualsM1, [62](#)
  - kLPI2C\_1stWordEqualsM0OrM1, [62](#)
  - kLPI2C\_2PinOpenDrain, [61](#)
  - kLPI2C\_2PinOpenDrainWithSeparateSlave, [61](#)
  - kLPI2C\_2PinOutputOnly, [61](#)
  - kLPI2C\_2PinOutputOnlyWithSeparateSlave, [61](#)
  - kLPI2C\_2PinPushPull, [61](#)
  - kLPI2C\_2PinPushPullWithSeparateSlave, [61](#)
  - kLPI2C\_4PinPushPull, [61](#)
  - kLPI2C\_4PinPushPullWithInvertedOutput, [61](#)
  - kLPI2C\_AnyWordAndM1EqualsM0AndM1, [62](#)
  - kLPI2C\_AnyWordEqualsM0AndNextWordEqualsM1, [62](#)
  - kLPI2C\_AnyWordEqualsM0OrM1, [62](#)
  - kLPI2C\_HostRequestExternalPin, [61](#)
  - kLPI2C\_HostRequestInputTrigger, [61](#)
  - kLPI2C\_HostRequestPinActiveHigh, [61](#)
  - kLPI2C\_HostRequestPinActiveLow, [61](#)
  - kLPI2C\_MasterArbitrationLostFlag, [60](#)
  - kLPI2C\_MasterBusBusyFlag, [60](#)

- kLPI2C\_MasterBusyFlag, 60
- kLPI2C\_MasterDataMatchFlag, 60
- kLPI2C\_MasterEndOfPacketFlag, 60
- kLPI2C\_MasterFifoErrFlag, 60
- kLPI2C\_MasterNackDetectFlag, 60
- kLPI2C\_MasterPinLowTimeoutFlag, 60
- kLPI2C\_MasterRxReadyFlag, 60
- kLPI2C\_MasterStopDetectFlag, 60
- kLPI2C\_MasterTxReadyFlag, 60
- kLPI2C\_MatchDisabled, 62
- kLPI2C\_Read, 60
- kLPI2C\_TransferDefaultFlag, 62
- kLPI2C\_TransferNoStartFlag, 62
- kLPI2C\_TransferNoStopFlag, 62
- kLPI2C\_TransferRepeatedStartFlag, 62
- kLPI2C\_Write, 60
- lpi2c\_data\_match\_config\_mode\_t, 61
- lpi2c\_direction\_t, 60
- lpi2c\_host\_request\_polarity\_t, 61
- lpi2c\_host\_request\_source\_t, 61
- lpi2c\_master\_pin\_config\_t, 60
- lpi2c\_master\_transfer\_callback\_t, 59
- LPI2C\_MasterClearStatusFlags, 65
- LPI2C\_MasterConfigureDataMatch, 64
- LPI2C\_MasterDeinit, 63
- LPI2C\_MasterDisableInterrupts, 66
- LPI2C\_MasterEnable, 64
- LPI2C\_MasterEnableDMA, 67
- LPI2C\_MasterEnableInterrupts, 66
- LPI2C\_MasterGetBusIdleState, 70
- LPI2C\_MasterGetDefaultConfig, 62
- LPI2C\_MasterGetEnabledInterrupts, 67
- LPI2C\_MasterGetFifoCounts, 69
- LPI2C\_MasterGetRxFifoAddress, 68
- LPI2C\_MasterGetStatusFlags, 65
- LPI2C\_MasterGetTxFifoAddress, 67
- LPI2C\_MasterInit, 63
- LPI2C\_MasterReceive, 72
- LPI2C\_MasterRepeatedStart, 71
- LPI2C\_MasterReset, 64
- LPI2C\_MasterSend, 71
- LPI2C\_MasterSetBaudRate, 69
- LPI2C\_MasterSetWatermarks, 68
- LPI2C\_MasterStart, 70
- LPI2C\_MasterStop, 72
- LPI2C\_MasterTransferAbort, 74
- LPI2C\_MasterTransferCreateHandle, 73
- LPI2C\_MasterTransferGetCount, 74
- LPI2C\_MasterTransferHandleIRQ, 75
- LPI2C\_MasterTransferNonBlocking, 73
- LPI2C Slave DMA Driver, 91
- LPI2C Slave Driver, 76
  - \_lpi2c\_slave\_flags, 78
  - kLPI2C\_MatchAddress0, 79
  - kLPI2C\_MatchAddress0OrAddress1, 79
  - kLPI2C\_MatchAddress0ThroughAddress1, 79
  - kLPI2C\_SlaveAddressMatch0Flag, 79
  - kLPI2C\_SlaveAddressMatch1Flag, 79
  - kLPI2C\_SlaveAddressMatchEvent, 80
  - kLPI2C\_SlaveAddressValidFlag, 79
  - kLPI2C\_SlaveAllEvents, 80
  - kLPI2C\_SlaveBitErrFlag, 79
  - kLPI2C\_SlaveBusBusyFlag, 79
  - kLPI2C\_SlaveBusyFlag, 79
  - kLPI2C\_SlaveCompletionEvent, 80
  - kLPI2C\_SlaveFifoErrFlag, 79
  - kLPI2C\_SlaveGeneralCallFlag, 79
  - kLPI2C\_SlaveReceiveEvent, 80
  - kLPI2C\_SlaveRepeatedStartDetectFlag, 79
  - kLPI2C\_SlaveRepeatedStartEvent, 80
  - kLPI2C\_SlaveRxReadyFlag, 79
  - kLPI2C\_SlaveStopDetectFlag, 79
  - kLPI2C\_SlaveTransmitAckEvent, 80
  - kLPI2C\_SlaveTransmitAckFlag, 79
  - kLPI2C\_SlaveTransmitEvent, 80
  - kLPI2C\_SlaveTxReadyFlag, 79
  - lpi2c\_slave\_address\_match\_t, 79
  - lpi2c\_slave\_transfer\_callback\_t, 78
  - lpi2c\_slave\_transfer\_event\_t, 79
  - LPI2C\_SlaveClearStatusFlags, 82
  - LPI2C\_SlaveDeinit, 81
  - LPI2C\_SlaveDisableInterrupts, 83
  - LPI2C\_SlaveEnable, 82
  - LPI2C\_SlaveEnableDMA, 84
  - LPI2C\_SlaveEnableInterrupts, 83
  - LPI2C\_SlaveGetBusIdleState, 85
  - LPI2C\_SlaveGetDefaultConfig, 80
  - LPI2C\_SlaveGetEnabledInterrupts, 84
  - LPI2C\_SlaveGetReceivedAddress, 85
  - LPI2C\_SlaveGetStatusFlags, 82
  - LPI2C\_SlaveInit, 80
  - LPI2C\_SlaveReceive, 86
  - LPI2C\_SlaveReset, 81
  - LPI2C\_SlaveSend, 86
  - LPI2C\_SlaveTransferAbort, 88
  - LPI2C\_SlaveTransferCreateHandle, 87
  - LPI2C\_SlaveTransferGetCount, 88
  - LPI2C\_SlaveTransferHandleIRQ, 89
  - LPI2C\_SlaveTransferNonBlocking, 87
  - LPI2C\_SlaveTransmitAck, 85
- lpi2c\_data\_match\_config\_mode\_t
  - LPI2C Master Driver, 61
- lpi2c\_data\_match\_config\_t, 392
- lpi2c\_direction\_t
  - LPI2C Master Driver, 60
- lpi2c\_host\_request\_polarity\_t
  - LPI2C Master Driver, 61
- lpi2c\_host\_request\_source\_t

- LPI2C Master Driver, [61](#)
- [lpi2c\\_master\\_config\\_t](#), [392](#)
  - [busIdleTimeout\\_ns](#), [393](#)
  - [pinLowTimeout\\_ns](#), [393](#)
  - [sclGlitchFilterWidth\\_ns](#), [393](#)
  - [sdaGlitchFilterWidth\\_ns](#), [393](#)
- [lpi2c\\_master\\_handle\\_t](#), [394](#)
- [lpi2c\\_master\\_pin\\_config\\_t](#)
  - LPI2C Master Driver, [60](#)
- [lpi2c\\_master\\_transfer\\_callback\\_t](#)
  - LPI2C Master Driver, [59](#)
- [lpi2c\\_master\\_transfer\\_t](#), [395](#)
  - [flags](#), [395](#)
  - [subaddress](#), [395](#)
  - [subaddressSize](#), [395](#)
- [LPI2C\\_MasterClearStatusFlags](#)
  - LPI2C Master Driver, [65](#)
- [LPI2C\\_MasterConfigureDataMatch](#)
  - LPI2C Master Driver, [64](#)
- [LPI2C\\_MasterDeinit](#)
  - LPI2C Master Driver, [63](#)
- [LPI2C\\_MasterDisableInterrupts](#)
  - LPI2C Master Driver, [66](#)
- [LPI2C\\_MasterEnable](#)
  - LPI2C Master Driver, [64](#)
- [LPI2C\\_MasterEnableDMA](#)
  - LPI2C Master Driver, [67](#)
- [LPI2C\\_MasterEnableInterrupts](#)
  - LPI2C Master Driver, [66](#)
- [LPI2C\\_MasterGetBusIdleState](#)
  - LPI2C Master Driver, [70](#)
- [LPI2C\\_MasterGetDefaultConfig](#)
  - LPI2C Master Driver, [62](#)
- [LPI2C\\_MasterGetEnabledInterrupts](#)
  - LPI2C Master Driver, [67](#)
- [LPI2C\\_MasterGetFifoCounts](#)
  - LPI2C Master Driver, [69](#)
- [LPI2C\\_MasterGetRxFifoAddress](#)
  - LPI2C Master Driver, [68](#)
- [LPI2C\\_MasterGetStatusFlags](#)
  - LPI2C Master Driver, [65](#)
- [LPI2C\\_MasterGetTxFifoAddress](#)
  - LPI2C Master Driver, [67](#)
- [LPI2C\\_MasterInit](#)
  - LPI2C Master Driver, [63](#)
- [LPI2C\\_MasterReceive](#)
  - LPI2C Master Driver, [72](#)
- [LPI2C\\_MasterRepeatedStart](#)
  - LPI2C Master Driver, [71](#)
- [LPI2C\\_MasterReset](#)
  - LPI2C Master Driver, [64](#)
- [LPI2C\\_MasterSend](#)
  - LPI2C Master Driver, [71](#)
- [LPI2C\\_MasterSetBaudRate](#)
  - LPI2C Master Driver, [69](#)
- [LPI2C\\_MasterSetWatermarks](#)
  - LPI2C Master Driver, [68](#)
- [LPI2C\\_MasterStart](#)
  - LPI2C Master Driver, [70](#)
- [LPI2C\\_MasterStop](#)
  - LPI2C Master Driver, [72](#)
- [LPI2C\\_MasterTransferAbort](#)
  - LPI2C Master Driver, [74](#)
- [LPI2C\\_MasterTransferCreateHandle](#)
  - LPI2C Master Driver, [73](#)
- [LPI2C\\_MasterTransferGetCount](#)
  - LPI2C Master Driver, [74](#)
- [LPI2C\\_MasterTransferHandleIRQ](#)
  - LPI2C Master Driver, [75](#)
- [LPI2C\\_MasterTransferNonBlocking](#)
  - LPI2C Master Driver, [73](#)
- [lpi2c\\_slave\\_address\\_match\\_t](#)
  - LPI2C Slave Driver, [79](#)
- [lpi2c\\_slave\\_config\\_t](#), [396](#)
  - [enableAck](#), [397](#)
- [lpi2c\\_slave\\_handle\\_t](#), [397](#)
- [lpi2c\\_slave\\_transfer\\_callback\\_t](#)
  - LPI2C Slave Driver, [78](#)
- [lpi2c\\_slave\\_transfer\\_event\\_t](#)
  - LPI2C Slave Driver, [79](#)
- [lpi2c\\_slave\\_transfer\\_t](#), [398](#)
  - [completionStatus](#), [398](#)
- [LPI2C\\_SlaveClearStatusFlags](#)
  - LPI2C Slave Driver, [82](#)
- [LPI2C\\_SlaveDeinit](#)
  - LPI2C Slave Driver, [81](#)
- [LPI2C\\_SlaveDisableInterrupts](#)
  - LPI2C Slave Driver, [83](#)
- [LPI2C\\_SlaveEnable](#)
  - LPI2C Slave Driver, [82](#)
- [LPI2C\\_SlaveEnableDMA](#)
  - LPI2C Slave Driver, [84](#)
- [LPI2C\\_SlaveEnableInterrupts](#)
  - LPI2C Slave Driver, [83](#)
- [LPI2C\\_SlaveGetBusIdleState](#)
  - LPI2C Slave Driver, [85](#)
- [LPI2C\\_SlaveGetDefaultConfig](#)
  - LPI2C Slave Driver, [80](#)
- [LPI2C\\_SlaveGetEnabledInterrupts](#)
  - LPI2C Slave Driver, [84](#)
- [LPI2C\\_SlaveGetReceivedAddress](#)
  - LPI2C Slave Driver, [85](#)
- [LPI2C\\_SlaveGetStatusFlags](#)
  - LPI2C Slave Driver, [82](#)
- [LPI2C\\_SlaveInit](#)
  - LPI2C Slave Driver, [80](#)
- [LPI2C\\_SlaveReceive](#)
  - LPI2C Slave Driver, [86](#)

- LPI2C\_SlaveReset
  - LPI2C Slave Driver, [81](#)
- LPI2C\_SlaveSend
  - LPI2C Slave Driver, [86](#)
- LPI2C\_SlaveTransferAbort
  - LPI2C Slave Driver, [88](#)
- LPI2C\_SlaveTransferCreateHandle
  - LPI2C Slave Driver, [87](#)
- LPI2C\_SlaveTransferGetCount
  - LPI2C Slave Driver, [88](#)
- LPI2C\_SlaveTransferHandleIRQ
  - LPI2C Slave Driver, [89](#)
- LPI2C\_SlaveTransferNonBlocking
  - LPI2C Slave Driver, [87](#)
- LPI2C\_SlaveTransmitAck
  - LPI2C Slave Driver, [85](#)
- LPUART  $\mu$ COS/II Driver, [117](#)
- LPUART  $\mu$ COS/III Driver, [118](#)
- LPUART DMA Driver, [115](#)
- LPUART Driver, [96](#)
  - \_lpuart\_flags, [101](#)
  - \_lpuart\_interrupt\_enable, [100](#)
  - \_lpuart\_status, [99](#)
  - kLPUART\_EightDataBits, [100](#)
  - kLPUART\_FramingErrorFlag, [101](#)
  - kLPUART\_FramingErrorInterruptEnable, [101](#)
  - kLPUART\_IdleLineFlag, [101](#)
  - kLPUART\_IdleLineInterruptEnable, [101](#)
  - kLPUART\_NoiseErrorFlag, [101](#)
  - kLPUART\_NoiseErrorInterruptEnable, [101](#)
  - kLPUART\_OneStopBit, [100](#)
  - kLPUART\_ParityDisabled, [100](#)
  - kLPUART\_ParityErrorFlag, [101](#)
  - kLPUART\_ParityErrorInterruptEnable, [101](#)
  - kLPUART\_ParityEven, [100](#)
  - kLPUART\_ParityOdd, [100](#)
  - kLPUART\_RxActiveEdgeFlag, [101](#)
  - kLPUART\_RxActiveEdgeInterruptEnable, [101](#)
  - kLPUART\_RxActiveFlag, [101](#)
  - kLPUART\_RxDataRegFullFlag, [101](#)
  - kLPUART\_RxDataRegFullInterruptEnable, [101](#)
  - kLPUART\_RxOverflowFlag, [101](#)
  - kLPUART\_RxOverflowInterruptEnable, [101](#)
  - kLPUART\_TransmissionCompleteFlag, [101](#)
  - kLPUART\_TransmissionCompleteInterruptEnable, [101](#)
  - kLPUART\_TwoStopBit, [100](#)
  - kLPUART\_TxDataRegEmptyFlag, [101](#)
  - kLPUART\_TxDataRegEmptyInterruptEnable, [101](#)
  - kStatus\_LPUART\_BaudrateNotSupport, [99](#)
  - kStatus\_LPUART\_Error, [99](#)
  - kStatus\_LPUART\_FlagCannotClearManually, [99](#)
  - kStatus\_LPUART\_FramingError, [99](#)
  - kStatus\_LPUART\_NoiseError, [99](#)
  - kStatus\_LPUART\_ParityError, [99](#)
  - kStatus\_LPUART\_RxBusy, [99](#)
  - kStatus\_LPUART\_RxHardwareOverrun, [99](#)
  - kStatus\_LPUART\_RxIdle, [99](#)
  - kStatus\_LPUART\_RxRingBufferOverrun, [99](#)
  - kStatus\_LPUART\_RxWatermarkTooLarge, [99](#)
  - kStatus\_LPUART\_TxBusy, [99](#)
  - kStatus\_LPUART\_TxIdle, [99](#)
  - kStatus\_LPUART\_TxWatermarkTooLarge, [99](#)
  - LPUART\_ClearStatusFlags, [104](#)
  - lpuart\_data\_bits\_t, [100](#)
  - LPUART\_Deinit, [102](#)
  - LPUART\_DisableInterrupts, [105](#)
  - LPUART\_EnableInterrupts, [105](#)
  - LPUART\_EnableRx, [106](#)
  - LPUART\_EnableTx, [106](#)
  - LPUART\_GetDefaultConfig, [102](#)
  - LPUART\_GetEnabledInterrupts, [105](#)
  - LPUART\_GetStatusFlags, [103](#)
  - LPUART\_Init, [101](#)
  - lpuart\_parity\_mode\_t, [100](#)
  - LPUART\_ReadBlocking, [108](#)
  - LPUART\_ReadByte, [107](#)
  - LPUART\_SetBaudRate, [103](#)
  - lpuart\_stop\_bit\_count\_t, [100](#)
  - LPUART\_TransferAbortReceive, [112](#)
  - LPUART\_TransferAbortSend, [111](#)
  - LPUART\_TransferCreateHandle, [108](#)
  - LPUART\_TransferGetReceiveCount, [113](#)
  - LPUART\_TransferGetSendCount, [111](#)
  - LPUART\_TransferHandleErrorIRQ, [114](#)
  - LPUART\_TransferHandleIRQ, [113](#)
  - LPUART\_TransferReceiveNonBlocking, [112](#)
  - LPUART\_TransferSendNonBlocking, [109](#)
  - LPUART\_TransferStartRingBuffer, [110](#)
  - LPUART\_TransferStopRingBuffer, [110](#)
  - LPUART\_WriteBlocking, [107](#)
  - LPUART\_WriteByte, [107](#)
- LPUART eDMA Driver, [116](#)
- LPUART FreeRTOS Driver, [119](#)
- LPUART\_ClearStatusFlags
  - LPUART Driver, [104](#)
- lpuart\_config\_t, [398](#)
- lpuart\_data\_bits\_t
  - LPUART Driver, [100](#)
- LPUART\_Deinit
  - LPUART Driver, [102](#)
- LPUART\_DisableInterrupts
  - LPUART Driver, [105](#)
- LPUART\_EnableInterrupts
  - LPUART Driver, [105](#)
- LPUART\_EnableRx
  - LPUART Driver, [106](#)
- LPUART\_EnableTx

LPUART Driver, [106](#)  
 LPUART\_GetDefaultConfig  
     LPUART Driver, [102](#)  
 LPUART\_GetEnabledInterrupts  
     LPUART Driver, [105](#)  
 LPUART\_GetStatusFlags  
     LPUART Driver, [103](#)  
 lpuart\_handle\_t, [399](#)  
 LPUART\_Init  
     LPUART Driver, [101](#)  
 lpuart\_parity\_mode\_t  
     LPUART Driver, [100](#)  
 LPUART\_ReadBlocking  
     LPUART Driver, [108](#)  
 LPUART\_ReadByte  
     LPUART Driver, [107](#)  
 LPUART\_SetBaudRate  
     LPUART Driver, [103](#)  
 lpuart\_stop\_bit\_count\_t  
     LPUART Driver, [100](#)  
 lpuart\_transfer\_t, [399](#)  
 LPUART\_TransferAbortReceive  
     LPUART Driver, [112](#)  
 LPUART\_TransferAbortSend  
     LPUART Driver, [111](#)  
 LPUART\_TransferCreateHandle  
     LPUART Driver, [108](#)  
 LPUART\_TransferGetReceiveCount  
     LPUART Driver, [113](#)  
 LPUART\_TransferGetSendCount  
     LPUART Driver, [111](#)  
 LPUART\_TransferHandleErrorIRQ  
     LPUART Driver, [114](#)  
 LPUART\_TransferHandleIRQ  
     LPUART Driver, [113](#)  
 LPUART\_TransferReceiveNonBlocking  
     LPUART Driver, [112](#)  
 LPUART\_TransferSendNonBlocking  
     LPUART Driver, [109](#)  
 LPUART\_TransferStartRingBuffer  
     LPUART Driver, [110](#)  
 LPUART\_TransferStopRingBuffer  
     LPUART Driver, [110](#)  
 LPUART\_WriteBlocking  
     LPUART Driver, [107](#)  
 LPUART\_WriteByte  
     LPUART Driver, [107](#)  
  
 misc\_api\_ver  
     (SVC) Miscellaneous Service, [247](#)  
 misc\_board\_ioctl  
     (SVC) Miscellaneous Service, [246](#)  
 misc\_boot\_done  
     (SVC) Miscellaneous Service, [238](#)

misc\_boot\_done\_wait  
     (SVC) Miscellaneous Service, [238](#)  
 misc\_boot\_status  
     (SVC) Miscellaneous Service, [237](#)  
 misc\_build\_info  
     (SVC) Miscellaneous Service, [245](#)  
 misc\_debug\_out  
     (SVC) Miscellaneous Service, [243](#)  
 misc\_get\_boot\_dev  
     (SVC) Miscellaneous Service, [245](#)  
 misc\_get\_boot\_type  
     (SVC) Miscellaneous Service, [246](#)  
 misc\_get\_button\_status  
     (SVC) Miscellaneous Service, [246](#)  
 misc\_get\_control  
     (SVC) Miscellaneous Service, [236](#)  
 misc\_get\_temp  
     (SVC) Miscellaneous Service, [244](#)  
 misc\_has\_temp  
     (SVC) Miscellaneous Service, [244](#)  
 misc\_init  
     (SVC) Miscellaneous Service, [235](#)  
 misc\_otp\_fuse\_read  
     (SVC) Miscellaneous Service, [243](#)  
 misc\_otp\_fuse\_write  
     (SVC) Miscellaneous Service, [243](#)  
 misc\_rompatch\_checksum  
     (SVC) Miscellaneous Service, [246](#)  
 misc\_seco\_attest  
     (SVC) Miscellaneous Service, [241](#)  
 misc\_seco\_attest\_mode  
     (SVC) Miscellaneous Service, [241](#)  
 misc\_seco\_attest\_verify  
     (SVC) Miscellaneous Service, [242](#)  
 misc\_seco\_authenticate  
     (SVC) Miscellaneous Service, [239](#)  
 misc\_seco\_build\_info  
     (SVC) Miscellaneous Service, [240](#)  
 misc\_seco\_chip\_info  
     (SVC) Miscellaneous Service, [241](#)  
 misc\_seco\_commit  
     (SVC) Miscellaneous Service, [242](#)  
 misc\_seco\_enable\_debug  
     (SVC) Miscellaneous Service, [240](#)  
 misc\_seco\_forward\_lifecycle  
     (SVC) Miscellaneous Service, [240](#)  
 misc\_seco\_fuse\_write  
     (SVC) Miscellaneous Service, [239](#)  
 misc\_seco\_get\_attest\_pkey  
     (SVC) Miscellaneous Service, [242](#)  
 misc\_seco\_get\_attest\_sign  
     (SVC) Miscellaneous Service, [242](#)  
 misc\_seco\_image\_load  
     (SVC) Miscellaneous Service, [239](#)

- misc\_seco\_return\_lifecycle
  - (SVC) Miscellaneous Service, [240](#)
- misc\_set\_ari
  - (SVC) Miscellaneous Service, [236](#)
- misc\_set\_control
  - (SVC) Miscellaneous Service, [236](#)
- misc\_set\_dma\_group
  - (SVC) Miscellaneous Service, [237](#)
- misc\_set\_max\_dma\_group
  - (SVC) Miscellaneous Service, [237](#)
- misc\_set\_temp
  - (SVC) Miscellaneous Service, [244](#)
- misc\_unique\_id
  - (SVC) Miscellaneous Service, [245](#)
- misc\_waveform\_capture
  - (SVC) Miscellaneous Service, [238](#)
- pad\_get
  - (SVC) Pad Service, [212](#)
- pad\_get\_all
  - (SVC) Pad Service, [213](#)
- pad\_get\_gp
  - (SVC) Pad Service, [213](#)
- pad\_get\_gp\_28fdsoi
  - (SVC) Pad Service, [214](#)
- pad\_get\_gp\_28fdsoi\_comp
  - (SVC) Pad Service, [215](#)
- pad\_get\_gp\_28fdsoi\_hsic
  - (SVC) Pad Service, [215](#)
- pad\_get\_mux
  - (SVC) Pad Service, [212](#)
- pad\_get\_wakeup
  - (SVC) Pad Service, [213](#)
- pad\_init
  - (SVC) Pad Service, [210](#)
- pad\_map\_irq
  - (SVC) Pad Service, [216](#)
- pad\_set
  - (SVC) Pad Service, [211](#)
- pad\_set\_all
  - (SVC) Pad Service, [212](#)
- pad\_set\_gp
  - (SVC) Pad Service, [211](#)
- pad\_set\_gp\_28fdsoi
  - (SVC) Pad Service, [214](#)
- pad\_set\_gp\_28fdsoi\_comp
  - (SVC) Pad Service, [215](#)
- pad\_set\_gp\_28fdsoi\_hsic
  - (SVC) Pad Service, [214](#)
- pad\_set\_mux
  - (SVC) Pad Service, [211](#)
- pad\_set\_wakeup
  - (SVC) Pad Service, [211](#)
- pf100\_get\_pmic\_temp
  - (DRV) PF100 Power Management IC Driver, [135](#)
- pf100\_get\_pmic\_version
  - (DRV) PF100 Power Management IC Driver, [133](#)
- pf100\_pmic\_get\_voltage
  - (DRV) PF100 Power Management IC Driver, [134](#)
- pf100\_pmic\_irq\_service
  - (DRV) PF100 Power Management IC Driver, [136](#)
- pf100\_pmic\_set\_mode
  - (DRV) PF100 Power Management IC Driver, [135](#)
- pf100\_pmic\_set\_voltage
  - (DRV) PF100 Power Management IC Driver, [133](#)
- pf100\_set\_pmic\_temp\_alarm
  - (DRV) PF100 Power Management IC Driver, [136](#)
- pf100\_vol\_regs\_t
  - (DRV) PF100 Power Management IC Driver, [132](#)
- pf8100\_get\_pmic\_temp
  - (DRV) PF8100 Power Management IC Driver, [144](#)
- pf8100\_get\_pmic\_version
  - (DRV) PF8100 Power Management IC Driver, [141](#)
- pf8100\_pmic\_get\_mode
  - (DRV) PF8100 Power Management IC Driver, [143](#)
- pf8100\_pmic\_get\_voltage
  - (DRV) PF8100 Power Management IC Driver, [142](#)
- pf8100\_pmic\_irq\_service
  - (DRV) PF8100 Power Management IC Driver, [145](#)
- pf8100\_pmic\_set\_mode
  - (DRV) PF8100 Power Management IC Driver, [142](#)
- pf8100\_pmic\_set\_voltage
  - (DRV) PF8100 Power Management IC Driver, [141](#)
- pf8100\_set\_pmic\_temp\_alarm
  - (DRV) PF8100 Power Management IC Driver, [144](#)
- pf8100\_vregs\_t
  - (DRV) PF8100 Power Management IC Driver, [140](#)
- pinLowTimeout\_ns
  - lpi2c\_master\_config\_t, [393](#)
- platform/board/pmic.h, [403](#)
- platform/drivers/gpio/fsl\_gpio.h, [404](#)
- platform/drivers/igpio/fsl\_igpio.h, [406](#)
- platform/drivers/lpi2c/fsl\_lpi2c.h, [408](#)
- platform/drivers/lpuart/fsl\_lpuart.h, [413](#)
- platform/drivers/pmic/fsl\_pmic.h, [415](#)
- platform/drivers/pmic/pf100/fsl\_pf100.h, [416](#)
- platform/drivers/pmic/pf8100/fsl\_pf8100.h, [418](#)
- platform/drivers/snvs/fsl\_snvs.h, [420](#)
- platform/drivers/wdog32/fsl\_wdog32.h, [422](#)
- platform/main/board.h, [424](#)
- platform/main/ipc.h, [427](#)
- platform/main/types.h, [429](#)
- platform/svc/irq/api.h, [446](#)
- platform/svc/irq/svc.h, [466](#)
- platform/svc/misc/api.h, [453](#)
- platform/svc/misc/svc.h, [469](#)
- platform/svc/pad/api.h, [450](#)
- platform/svc/pad/svc.h, [468](#)



- platform/svc/pm/api.h, [458](#)
- platform/svc/pm/svc.h, [472](#)
- platform/svc/rm/api.h, [463](#)
- platform/svc/rm/svc.h, [474](#)
- platform/svc/seco/api.h, [448](#)
- platform/svc/seco/svc.h, [467](#)
- platform/svc/timer/api.h, [456](#)
- platform/svc/timer/svc.h, [471](#)
- pm\_boot
  - (SVC) Power Management Service, [302](#)
- pm\_clock\_enable
  - (SVC) Power Management Service, [300](#)
- pm\_cpu\_reset
  - (SVC) Power Management Service, [304](#)
- pm\_cpu\_start
  - (SVC) Power Management Service, [304](#)
- pm\_force\_clock\_enable
  - (SVC) Power Management Service, [301](#)
- pm\_force\_resource\_power\_mode
  - (SVC) Power Management Service, [296](#)
- pm\_force\_resource\_power\_mode\_v
  - (SVC) Power Management Service, [297](#)
- pm\_get\_active\_rsrc\_power\_mode
  - (SVC) Power Management Service, [298](#)
- pm\_get\_clock\_parent
  - (SVC) Power Management Service, [302](#)
- pm\_get\_clock\_rate
  - (SVC) Power Management Service, [300](#)
- pm\_get\_reset\_part
  - (SVC) Power Management Service, [303](#)
- pm\_get\_resource\_power\_mode
  - (SVC) Power Management Service, [297](#)
- pm\_get\_rsrc\_power\_mode
  - (SVC) Power Management Service, [298](#)
- pm\_get\_sys\_power\_mode
  - (SVC) Power Management Service, [294](#)
- pm\_init
  - (SVC) Power Management Service, [293](#)
- pm\_init\_part
  - (SVC) Power Management Service, [293](#)
- pm\_is\_partition\_started
  - (SVC) Power Management Service, [306](#)
- pm\_is\_resource\_accessible
  - (SVC) Power Management Service, [295](#)
- pm\_reboot
  - (SVC) Power Management Service, [303](#)
- pm\_reboot\_continue
  - (SVC) Power Management Service, [305](#)
- pm\_reboot\_part
  - (SVC) Power Management Service, [305](#)
- pm\_reboot\_partition
  - (SVC) Power Management Service, [304](#)
- pm\_req\_cpu\_low\_power\_mode
  - (SVC) Power Management Service, [298](#)
- pm\_req\_low\_power\_mode
  - (SVC) Power Management Service, [298](#)
- pm\_req\_sys\_if\_power\_mode
  - (SVC) Power Management Service, [299](#)
- pm\_reset
  - (SVC) Power Management Service, [305](#)
- pm\_reset\_reason
  - (SVC) Power Management Service, [303](#)
- pm\_set\_boot\_parm
  - (SVC) Power Management Service, [302](#)
- pm\_set\_clock\_parent
  - (SVC) Power Management Service, [301](#)
- pm\_set\_clock\_rate
  - (SVC) Power Management Service, [300](#)
- pm\_set\_cpu\_resume
  - (SVC) Power Management Service, [299](#)
- pm\_set\_cpu\_resume\_addr
  - (SVC) Power Management Service, [299](#)
- pm\_set\_partition\_power\_mode
  - (SVC) Power Management Service, [294](#)
- pm\_set\_resource\_power\_mode
  - (SVC) Power Management Service, [295](#)
- pm\_set\_resource\_power\_mode\_all
  - (SVC) Power Management Service, [295](#)
- pm\_set\_rsrc\_power\_mode
  - (SVC) Power Management Service, [295](#)
- pm\_set\_sys\_power\_mode
  - (SVC) Power Management Service, [293](#)
- pm\_update\_ridx
  - (SVC) Power Management Service, [294](#)
- pm\_update\_rsrc\_power\_mode
  - (SVC) Power Management Service, [296](#)
- pmic\_get\_device\_id
  - (DRV) Power Management IC Driver, [129](#)
- pmic\_version\_t, [400](#)
- rm\_assign\_memreg
  - (SVC) Resource Management Service, [354](#)
- rm\_assign\_pad
  - (SVC) Resource Management Service, [356](#)
- rm\_assign\_resource
  - (SVC) Resource Management Service, [343](#)
- rm\_check\_ancestor
  - (SVC) Resource Management Service, [342](#)
- rm\_check\_map\_ridx
  - (SVC) Resource Management Service, [347](#)
- rm\_check\_map\_ridx\_v
  - (SVC) Resource Management Service, [347](#)
- rm\_dump
  - (SVC) Resource Management Service, [358](#)
- rm\_find\_memreg
  - (SVC) Resource Management Service, [354](#)
- rm\_get\_did
  - (SVC) Resource Management Service, [340](#)

- rm\_get\_memreg\_info  
(SVC) Resource Management Service, [356](#)
- rm\_get\_pad\_owner  
(SVC) Resource Management Service, [357](#)
- rm\_get\_partition  
(SVC) Resource Management Service, [338](#)
- rm\_get\_partition\_parent  
(SVC) Resource Management Service, [340](#)
- rm\_get\_resource\_info  
(SVC) Resource Management Service, [352](#)
- rm\_get\_resource\_owner  
(SVC) Resource Management Service, [350](#)
- rm\_get\_ridx\_owner  
(SVC) Resource Management Service, [350](#)
- rm\_get\_ridx\_ss\_info  
(SVC) Resource Management Service, [346](#)
- rm\_init  
(SVC) Resource Management Service, [336](#)
- rm\_init\_subsys  
(SVC) Resource Management Service, [358](#)
- rm\_is\_memreg\_owned  
(SVC) Resource Management Service, [356](#)
- rm\_is\_pad\_owned  
(SVC) Resource Management Service, [357](#)
- rm\_is\_parent  
(SVC) Resource Management Service, [342](#)
- rm\_is\_partition\_isolated  
(SVC) Resource Management Service, [339](#)
- rm\_is\_partition\_used  
(SVC) Resource Management Service, [339](#)
- rm\_is\_resource\_access\_allowed  
(SVC) Resource Management Service, [349](#)
- rm\_is\_resource\_avail  
(SVC) Resource Management Service, [348](#)
- rm\_is\_resource\_master  
(SVC) Resource Management Service, [351](#)
- rm\_is\_resource\_owned  
(SVC) Resource Management Service, [348](#)
- rm\_is\_resource\_peripheral  
(SVC) Resource Management Service, [351](#)
- rm\_is\_ridx\_access\_allowed  
(SVC) Resource Management Service, [350](#)
- rm\_is\_ridx\_avail  
(SVC) Resource Management Service, [349](#)
- rm\_is\_ridx\_master  
(SVC) Resource Management Service, [351](#)
- rm\_is\_ridx\_owned  
(SVC) Resource Management Service, [348](#)
- rm\_is\_ridx\_peripheral  
(SVC) Resource Management Service, [352](#)
- rm\_is\_secure\_partition  
(SVC) Resource Management Service, [339](#)
- rm\_is\_sys\_access  
(SVC) Resource Management Service, [340](#)
- rm\_memreg\_alloc  
(SVC) Resource Management Service, [353](#)
- rm\_memreg\_frag  
(SVC) Resource Management Service, [353](#)
- rm\_memreg\_free  
(SVC) Resource Management Service, [354](#)
- rm\_memreg\_split  
(SVC) Resource Management Service, [353](#)
- rm\_move\_all  
(SVC) Resource Management Service, [343](#)
- rm\_partition\_alloc  
(SVC) Resource Management Service, [337](#)
- rm\_partition\_free  
(SVC) Resource Management Service, [338](#)
- rm\_partition\_lock  
(SVC) Resource Management Service, [341](#)
- rm\_partition\_static  
(SVC) Resource Management Service, [341](#)
- rm\_reserve\_static\_did  
(SVC) Resource Management Service, [337](#)
- rm\_reserve\_static\_pt  
(SVC) Resource Management Service, [337](#)
- rm\_ridx\_block  
(SVC) Resource Management Service, [352](#)
- rm\_set\_confidential  
(SVC) Resource Management Service, [338](#)
- rm\_set\_master\_attributes  
(SVC) Resource Management Service, [344](#)
- rm\_set\_master\_sid  
(SVC) Resource Management Service, [344](#)
- rm\_set\_memreg\_iee  
(SVC) Resource Management Service, [355](#)
- rm\_set\_memreg\_permissions  
(SVC) Resource Management Service, [355](#)
- rm\_set\_pad\_movable  
(SVC) Resource Management Service, [357](#)
- rm\_set\_parent  
(SVC) Resource Management Service, [341](#)
- rm\_set\_peripheral\_permissions  
(SVC) Resource Management Service, [345](#)
- rm\_set\_resource\_movable  
(SVC) Resource Management Service, [343](#)
- rm\_set\_subsys\_rsrc\_movable  
(SVC) Resource Management Service, [344](#)
- rm\_update\_master  
(SVC) Resource Management Service, [345](#)
- rm\_update\_peripheral  
(SVC) Resource Management Service, [346](#)
- rm\_update\_resource  
(SVC) Resource Management Service, [346](#)
- sc\_bfault\_t  
(BRD) Board Interface, [363](#)
- sc\_ipc\_close



- ipc.h, [428](#)
- sc\_ipc\_open
  - ipc.h, [427](#)
- sc\_ipc\_read
  - ipc.h, [428](#)
- sc\_ipc\_write
  - ipc.h, [428](#)
- sc\_irq\_enable
  - (SVC) Interrupt Service, [167](#)
- sc\_irq\_status
  - (SVC) Interrupt Service, [168](#)
- sc\_misc\_api\_ver
  - (SVC) Miscellaneous Service, [229](#)
- sc\_misc\_board\_ioctl
  - (SVC) Miscellaneous Service, [235](#)
- sc\_misc\_boot\_done
  - (SVC) Miscellaneous Service, [230](#)
- sc\_misc\_boot\_status
  - (SVC) Miscellaneous Service, [230](#)
- sc\_misc\_build\_info
  - (SVC) Miscellaneous Service, [228](#)
- sc\_misc\_debug\_out
  - (SVC) Miscellaneous Service, [227](#)
- sc\_misc\_get\_boot\_dev
  - (SVC) Miscellaneous Service, [233](#)
- sc\_misc\_get\_boot\_type
  - (SVC) Miscellaneous Service, [234](#)
- sc\_misc\_get\_button\_status
  - (SVC) Miscellaneous Service, [234](#)
- sc\_misc\_get\_control
  - (SVC) Miscellaneous Service, [222](#)
- sc\_misc\_get\_temp
  - (SVC) Miscellaneous Service, [233](#)
- sc\_misc\_otp\_fuse\_read
  - (SVC) Miscellaneous Service, [231](#)
- sc\_misc\_otp\_fuse\_write
  - (SVC) Miscellaneous Service, [231](#)
- sc\_misc\_rompatch\_checksum
  - (SVC) Miscellaneous Service, [235](#)
- sc\_misc\_seco\_attest
  - (SVC) Miscellaneous Service, [226](#)
- sc\_misc\_seco\_attest\_mode
  - (SVC) Miscellaneous Service, [226](#)
- sc\_misc\_seco\_attest\_verify
  - (SVC) Miscellaneous Service, [227](#)
- sc\_misc\_seco\_authenticate
  - (SVC) Miscellaneous Service, [224](#)
- sc\_misc\_seco\_build\_info
  - (SVC) Miscellaneous Service, [225](#)
- sc\_misc\_seco\_chip\_info
  - (SVC) Miscellaneous Service, [226](#)
- sc\_misc\_seco\_commit
  - (SVC) Miscellaneous Service, [227](#)
- sc\_misc\_seco\_enable\_debug
  - (SVC) Miscellaneous Service, [225](#)
- sc\_misc\_seco\_forward\_lifecycle
  - (SVC) Miscellaneous Service, [225](#)
- sc\_misc\_seco\_fuse\_write
  - (SVC) Miscellaneous Service, [224](#)
- sc\_misc\_seco\_get\_attest\_pkey
  - (SVC) Miscellaneous Service, [226](#)
- sc\_misc\_seco\_get\_attest\_sign
  - (SVC) Miscellaneous Service, [227](#)
- sc\_misc\_seco\_image\_load
  - (SVC) Miscellaneous Service, [224](#)
- sc\_misc\_seco\_return\_lifecycle
  - (SVC) Miscellaneous Service, [225](#)
- sc\_misc\_set\_ari
  - (SVC) Miscellaneous Service, [229](#)
- sc\_misc\_set\_control
  - (SVC) Miscellaneous Service, [222](#)
- sc\_misc\_set\_dma\_group
  - (SVC) Miscellaneous Service, [223](#)
- sc\_misc\_set\_max\_dma\_group
  - (SVC) Miscellaneous Service, [223](#)
- sc\_misc\_set\_temp
  - (SVC) Miscellaneous Service, [232](#)
- sc\_misc\_unique\_id
  - (SVC) Miscellaneous Service, [229](#)
- sc\_misc\_waveform\_capture
  - (SVC) Miscellaneous Service, [228](#)
- sc\_pad\_28fdsoi\_dse\_t
  - (SVC) Pad Service, [199](#)
- sc\_pad\_28fdsoi\_ps\_t
  - (SVC) Pad Service, [199](#)
- sc\_pad\_28fdsoi\_pus\_t
  - (SVC) Pad Service, [199](#)
- sc\_pad\_config\_t
  - (SVC) Pad Service, [199](#)
- sc\_pad\_get
  - (SVC) Pad Service, [205](#)
- sc\_pad\_get\_all
  - (SVC) Pad Service, [204](#)
- sc\_pad\_get\_gp
  - (SVC) Pad Service, [201](#)
- sc\_pad\_get\_gp\_28fdsoi
  - (SVC) Pad Service, [206](#)
- sc\_pad\_get\_gp\_28fdsoi\_comp
  - (SVC) Pad Service, [209](#)
- sc\_pad\_get\_gp\_28fdsoi\_hsic
  - (SVC) Pad Service, [208](#)
- sc\_pad\_get\_mux
  - (SVC) Pad Service, [200](#)
- sc\_pad\_get\_wakeup
  - (SVC) Pad Service, [202](#)
- sc\_pad\_iso\_t
  - (SVC) Pad Service, [199](#)
- sc\_pad\_set

- (SVC) Pad Service, [205](#)
- sc\_pad\_set\_all
  - (SVC) Pad Service, [203](#)
- sc\_pad\_set\_gp
  - (SVC) Pad Service, [201](#)
- sc\_pad\_set\_gp\_28fdsoi
  - (SVC) Pad Service, [206](#)
- sc\_pad\_set\_gp\_28fdsoi\_comp
  - (SVC) Pad Service, [208](#)
- sc\_pad\_set\_gp\_28fdsoi\_hsic
  - (SVC) Pad Service, [207](#)
- sc\_pad\_set\_mux
  - (SVC) Pad Service, [199](#)
- sc\_pad\_set\_wakeup
  - (SVC) Pad Service, [202](#)
- sc\_pad\_t
  - types.h, [445](#)
- sc\_pm\_boot
  - (SVC) Power Management Service, [288](#)
- sc\_pm\_clock\_enable
  - (SVC) Power Management Service, [285](#)
- sc\_pm\_cpu\_reset
  - (SVC) Power Management Service, [292](#)
- sc\_pm\_cpu\_start
  - (SVC) Power Management Service, [291](#)
- sc\_pm\_get\_clock\_parent
  - (SVC) Power Management Service, [286](#)
- sc\_pm\_get\_clock\_rate
  - (SVC) Power Management Service, [284](#)
- sc\_pm\_get\_reset\_part
  - (SVC) Power Management Service, [288](#)
- sc\_pm\_get\_resource\_power\_mode
  - (SVC) Power Management Service, [279](#)
- sc\_pm\_get\_sys\_power\_mode
  - (SVC) Power Management Service, [277](#)
- sc\_pm\_is\_partition\_started
  - (SVC) Power Management Service, [292](#)
- sc\_pm\_power\_mode\_t
  - (SVC) Power Management Service, [275](#)
- sc\_pm\_reboot
  - (SVC) Power Management Service, [290](#)
- sc\_pm\_reboot\_continue
  - (SVC) Power Management Service, [291](#)
- sc\_pm\_reboot\_partition
  - (SVC) Power Management Service, [290](#)
- sc\_pm\_req\_cpu\_low\_power\_mode
  - (SVC) Power Management Service, [280](#)
- sc\_pm\_req\_low\_power\_mode
  - (SVC) Power Management Service, [279](#)
- sc\_pm\_req\_sys\_if\_power\_mode
  - (SVC) Power Management Service, [282](#)
- sc\_pm\_reset
  - (SVC) Power Management Service, [287](#)
- sc\_pm\_reset\_reason
  - (SVC) Power Management Service, [287](#)
- sc\_pm\_set\_boot\_parm
  - (SVC) Power Management Service, [289](#)
- sc\_pm\_set\_clock\_parent
  - (SVC) Power Management Service, [285](#)
- sc\_pm\_set\_clock\_rate
  - (SVC) Power Management Service, [282](#)
- sc\_pm\_set\_cpu\_resume
  - (SVC) Power Management Service, [281](#)
- sc\_pm\_set\_cpu\_resume\_addr
  - (SVC) Power Management Service, [280](#)
- sc\_pm\_set\_partition\_power\_mode
  - (SVC) Power Management Service, [276](#)
- sc\_pm\_set\_resource\_power\_mode
  - (SVC) Power Management Service, [277](#)
- sc\_pm\_set\_resource\_power\_mode\_all
  - (SVC) Power Management Service, [278](#)
- sc\_pm\_set\_sys\_power\_mode
  - (SVC) Power Management Service, [276](#)
- SC\_R\_NONE
  - types.h, [445](#)
- sc\_rm\_assign\_memreg
  - (SVC) Resource Management Service, [332](#)
- sc\_rm\_assign\_pad
  - (SVC) Resource Management Service, [334](#)
- sc\_rm\_assign\_resource
  - (SVC) Resource Management Service, [322](#)
- sc\_rm\_dump
  - (SVC) Resource Management Service, [336](#)
- sc\_rm\_find\_memreg
  - (SVC) Resource Management Service, [331](#)
- sc\_rm\_get\_did
  - (SVC) Resource Management Service, [318](#)
- sc\_rm\_get\_memreg\_info
  - (SVC) Resource Management Service, [334](#)
- sc\_rm\_get\_partition
  - (SVC) Resource Management Service, [320](#)
- sc\_rm\_get\_resource\_info
  - (SVC) Resource Management Service, [328](#)
- sc\_rm\_get\_resource\_owner
  - (SVC) Resource Management Service, [327](#)
- sc\_rm\_is\_memreg\_owned
  - (SVC) Resource Management Service, [333](#)
- sc\_rm\_is\_pad\_owned
  - (SVC) Resource Management Service, [336](#)
- sc\_rm\_is\_resource\_master
  - (SVC) Resource Management Service, [327](#)
- sc\_rm\_is\_resource\_owned
  - (SVC) Resource Management Service, [326](#)
- sc\_rm\_is\_resource\_peripheral
  - (SVC) Resource Management Service, [328](#)
- sc\_rm\_memreg\_alloc
  - (SVC) Resource Management Service, [329](#)
- sc\_rm\_memreg\_frag

- (SVC) Resource Management Service, [330](#)
- sc\_rm\_memreg\_free
  - (SVC) Resource Management Service, [331](#)
- sc\_rm\_memreg\_split
  - (SVC) Resource Management Service, [329](#)
- sc\_rm\_move\_all
  - (SVC) Resource Management Service, [321](#)
- sc\_rm\_partition\_alloc
  - (SVC) Resource Management Service, [316](#)
- sc\_rm\_partition\_free
  - (SVC) Resource Management Service, [318](#)
- sc\_rm\_partition\_lock
  - (SVC) Resource Management Service, [319](#)
- sc\_rm\_partition\_static
  - (SVC) Resource Management Service, [319](#)
- sc\_rm\_perm\_t
  - (SVC) Resource Management Service, [316](#)
- sc\_rm\_set\_confidential
  - (SVC) Resource Management Service, [317](#)
- sc\_rm\_set\_master\_attributes
  - (SVC) Resource Management Service, [324](#)
- sc\_rm\_set\_master\_sid
  - (SVC) Resource Management Service, [325](#)
- sc\_rm\_set\_memreg\_permissions
  - (SVC) Resource Management Service, [333](#)
- sc\_rm\_set\_pad\_movable
  - (SVC) Resource Management Service, [335](#)
- sc\_rm\_set\_parent
  - (SVC) Resource Management Service, [320](#)
- sc\_rm\_set\_peripheral\_permissions
  - (SVC) Resource Management Service, [325](#)
- sc\_rm\_set\_resource\_movable
  - (SVC) Resource Management Service, [323](#)
- sc\_rm\_set\_subsys\_rsrc\_movable
  - (SVC) Resource Management Service, [323](#)
- sc\_rsrc\_t
  - types.h, [445](#)
- sc\_seco\_attest
  - (SVC) Security Service, [177](#)
- sc\_seco\_attest\_mode
  - (SVC) Security Service, [176](#)
- sc\_seco\_attest\_verify
  - (SVC) Security Service, [179](#)
- sc\_seco\_authenticate
  - (SVC) Security Service, [174](#)
- sc\_seco\_build\_info
  - (SVC) Security Service, [183](#)
- sc\_seco\_chip\_info
  - (SVC) Security Service, [183](#)
- sc\_seco\_commit
  - (SVC) Security Service, [176](#)
- sc\_seco\_enable\_debug
  - (SVC) Security Service, [184](#)
- sc\_seco\_forward\_lifecycle
  - (SVC) Security Service, [174](#)
- sc\_seco\_fuse\_write
  - (SVC) Security Service, [185](#)
- sc\_seco\_gen\_key\_blob
  - (SVC) Security Service, [179](#)
- sc\_seco\_get\_attest\_pkey
  - (SVC) Security Service, [177](#)
- sc\_seco\_get\_attest\_sign
  - (SVC) Security Service, [178](#)
- sc\_seco\_get\_event
  - (SVC) Security Service, [184](#)
- sc\_seco\_get\_mp\_key
  - (SVC) Security Service, [181](#)
- sc\_seco\_get\_mp\_sign
  - (SVC) Security Service, [182](#)
- sc\_seco\_image\_load
  - (SVC) Security Service, [173](#)
- sc\_seco\_load\_key
  - (SVC) Security Service, [180](#)
- sc\_seco\_patch
  - (SVC) Security Service, [185](#)
- sc\_seco\_return\_lifecycle
  - (SVC) Security Service, [175](#)
- sc\_seco\_update\_mpmr
  - (SVC) Security Service, [181](#)
- sc\_timer\_cancel\_rtc\_alarm
  - (SVC) Timer Service, [257](#)
- sc\_timer\_cancel\_sysctr\_alarm
  - (SVC) Timer Service, [259](#)
- sc\_timer\_get\_rtc\_sec1970
  - (SVC) Timer Service, [256](#)
- sc\_timer\_get\_rtc\_time
  - (SVC) Timer Service, [255](#)
- sc\_timer\_get\_wdog\_status
  - (SVC) Timer Service, [253](#)
- sc\_timer\_ping\_wdog
  - (SVC) Timer Service, [252](#)
- sc\_timer\_pt\_get\_wdog\_status
  - (SVC) Timer Service, [253](#)
- sc\_timer\_set\_rtc\_alarm
  - (SVC) Timer Service, [256](#)
- sc\_timer\_set\_rtc\_calb
  - (SVC) Timer Service, [258](#)
- sc\_timer\_set\_rtc\_periodic\_alarm
  - (SVC) Timer Service, [257](#)
- sc\_timer\_set\_rtc\_time
  - (SVC) Timer Service, [254](#)
- sc\_timer\_set\_sysctr\_alarm
  - (SVC) Timer Service, [258](#)
- sc\_timer\_set\_sysctr\_periodic\_alarm
  - (SVC) Timer Service, [259](#)
- sc\_timer\_set\_wdog\_action
  - (SVC) Timer Service, [254](#)
- sc\_timer\_set\_wdog\_pre\_timeout

- (SVC) Timer Service, [251](#)
- sc\_timer\_set\_wdog\_timeout
  - (SVC) Timer Service, [250](#)
- sc\_timer\_start\_wdog
  - (SVC) Timer Service, [251](#)
- sc\_timer\_stop\_wdog
  - (SVC) Timer Service, [252](#)
- sclGlitchFilterWidth\_ns
  - lpi2c\_master\_config\_t, [393](#)
- sdaGlitchFilterWidth\_ns
  - lpi2c\_master\_config\_t, [393](#)
- seco\_attest
  - (SVC) Security Service, [190](#)
- seco\_attest\_mode
  - (SVC) Security Service, [190](#)
- seco\_attest\_verify
  - (SVC) Security Service, [191](#)
- seco\_authenticate
  - (SVC) Security Service, [186](#)
- seco\_build\_info
  - (SVC) Security Service, [189](#)
- seco\_chip\_info
  - (SVC) Security Service, [189](#)
- seco\_commit
  - (SVC) Security Service, [191](#)
- seco\_enable\_debug
  - (SVC) Security Service, [188](#)
- seco\_forward\_lifecycle
  - (SVC) Security Service, [188](#)
- seco\_fuse\_write
  - (SVC) Security Service, [187](#)
- seco\_gen\_key\_blob
  - (SVC) Security Service, [187](#)
- seco\_get\_attest\_pkey
  - (SVC) Security Service, [190](#)
- seco\_get\_attest\_sign
  - (SVC) Security Service, [191](#)
- seco\_get\_event
  - (SVC) Security Service, [189](#)
- seco\_get\_mp\_key
  - (SVC) Security Service, [191](#)
- seco\_get\_mp\_sign
  - (SVC) Security Service, [192](#)
- seco\_image\_load
  - (SVC) Security Service, [186](#)
- seco\_init
  - (SVC) Security Service, [186](#)
- seco\_load\_key
  - (SVC) Security Service, [187](#)
- seco\_patch
  - (SVC) Security Service, [188](#)
- seco\_return\_lifecycle
  - (SVC) Security Service, [188](#)
- seco\_update\_mpmr
  - (SVC) Security Service, [192](#)
- SNVS\_ButtonTime
  - (DRV) Secure Non-Volatile Storage Driver, [152](#)
- SNVS\_ClearButtonIRQ
  - (DRV) Secure Non-Volatile Storage Driver, [153](#)
- SNVS\_ConfigButton
  - (DRV) Secure Non-Volatile Storage Driver, [152](#)
- SNVS\_EnterLPM
  - (DRV) Secure Non-Volatile Storage Driver, [153](#)
- SNVS\_ExitLPM
  - (DRV) Secure Non-Volatile Storage Driver, [153](#)
- SNVS\_GetButtonStatus
  - (DRV) Secure Non-Volatile Storage Driver, [152](#)
- SNVS\_GetRtc
  - (DRV) Secure Non-Volatile Storage Driver, [150](#)
- SNVS\_GetRtcAlarm
  - (DRV) Secure Non-Volatile Storage Driver, [151](#)
- SNVS\_GetSecureRtc
  - (DRV) Secure Non-Volatile Storage Driver, [149](#)
- SNVS\_GetSecureRtcAlarm
  - (DRV) Secure Non-Volatile Storage Driver, [150](#)
- SNVS\_GetSecureRtcCalb
  - (DRV) Secure Non-Volatile Storage Driver, [149](#)
- SNVS\_GetState
  - (DRV) Secure Non-Volatile Storage Driver, [153](#)
- SNVS\_PowerOff
  - (DRV) Secure Non-Volatile Storage Driver, [148](#)
- SNVS\_PowerOff\_IRQHandler
  - (DRV) Secure Non-Volatile Storage Driver, [154](#)
- SNVS\_ReadGP
  - (DRV) Secure Non-Volatile Storage Driver, [154](#)
- SNVS\_SecurityViolation\_IRQHandler
  - (DRV) Secure Non-Volatile Storage Driver, [154](#)
- SNVS\_SetRtc
  - (DRV) Secure Non-Volatile Storage Driver, [150](#)
- SNVS\_SetRtcAlarm
  - (DRV) Secure Non-Volatile Storage Driver, [151](#)
- SNVS\_SetRtcCalb
  - (DRV) Secure Non-Volatile Storage Driver, [151](#)
- SNVS\_SetSecureRtc
  - (DRV) Secure Non-Volatile Storage Driver, [148](#)
- SNVS\_SetSecureRtcAlarm
  - (DRV) Secure Non-Volatile Storage Driver, [149](#)
- SNVS\_SetSecureRtcCalb
  - (DRV) Secure Non-Volatile Storage Driver, [149](#)
- SNVS\_WriteGP
  - (DRV) Secure Non-Volatile Storage Driver, [154](#)
- subaddress
  - lpi2c\_master\_transfer\_t, [395](#)
- subaddressSize
  - lpi2c\_master\_transfer\_t, [395](#)
- sw\_mode\_t
  - (DRV) PF8100 Power Management IC Driver, [140](#)
- sw\_pmic\_mode\_t

- (DRV) PF100 Power Management IC Driver, [133](#)
- sw\_vmode\_reg\_t
  - (DRV) PF100 Power Management IC Driver, [133](#)
- timer\_cancel\_rtc\_alarm
  - (SVC) Timer Service, [265](#)
- timer\_get\_rtc\_sec1970
  - (SVC) Timer Service, [265](#)
- timer\_get\_rtc\_time
  - (SVC) Timer Service, [264](#)
- timer\_get\_wdog\_status
  - (SVC) Timer Service, [262](#)
- timer\_halt\_wdog
  - (SVC) Timer Service, [262](#)
- timer\_init
  - (SVC) Timer Service, [260](#)
- timer\_init\_part
  - (SVC) Timer Service, [260](#)
- timer\_ping\_wdog
  - (SVC) Timer Service, [262](#)
- timer\_pt\_get\_wdog\_status
  - (SVC) Timer Service, [263](#)
- timer\_set\_rtc\_alarm
  - (SVC) Timer Service, [264](#)
- timer\_set\_rtc\_calb
  - (SVC) Timer Service, [266](#)
- timer\_set\_rtc\_periodic\_alarm
  - (SVC) Timer Service, [265](#)
- timer\_set\_rtc\_time
  - (SVC) Timer Service, [264](#)
- timer\_set\_wdog\_action
  - (SVC) Timer Service, [263](#)
- timer\_set\_wdog\_pre\_timeout
  - (SVC) Timer Service, [261](#)
- timer\_set\_wdog\_timeout
  - (SVC) Timer Service, [261](#)
- timer\_start\_wdog
  - (SVC) Timer Service, [261](#)
- timer\_stop\_wdog
  - (SVC) Timer Service, [261](#)
- timer\_take\_wdog\_action
  - (SVC) Timer Service, [263](#)
- types.h
  - sc\_pad\_t, [445](#)
  - SC\_R\_NONE, [445](#)
  - sc\_rsrc\_t, [445](#)
- vgen\_pmic\_mode\_t
  - (DRV) PF100 Power Management IC Driver, [133](#)
- vmode\_reg\_t
  - (DRV) PF8100 Power Management IC Driver, [141](#)
- WDOG32\_ClearStatusFlags
  - (DRV) 32-bit Watchdog Timer Driver, [161](#)
- wdog32\_clock\_prescaler\_t
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- wdog32\_clock\_source\_t
  - (DRV) 32-bit Watchdog Timer Driver, [156](#)
- wdog32\_config\_t, [400](#)
- WDOG32\_Deinit
  - (DRV) 32-bit Watchdog Timer Driver, [159](#)
- WDOG32\_Disable
  - (DRV) 32-bit Watchdog Timer Driver, [160](#)
- WDOG32\_DisableInterrupts
  - (DRV) 32-bit Watchdog Timer Driver, [160](#)
- WDOG32\_Enable
  - (DRV) 32-bit Watchdog Timer Driver, [159](#)
- WDOG32\_EnableInterrupts
  - (DRV) 32-bit Watchdog Timer Driver, [160](#)
- WDOG32\_GetCounterValue
  - (DRV) 32-bit Watchdog Timer Driver, [164](#)
- WDOG32\_GetDefaultConfig
  - (DRV) 32-bit Watchdog Timer Driver, [158](#)
- WDOG32\_GetStatusFlags
  - (DRV) 32-bit Watchdog Timer Driver, [161](#)
- WDOG32\_Init
  - (DRV) 32-bit Watchdog Timer Driver, [158](#)
- WDOG32\_Refresh
  - (DRV) 32-bit Watchdog Timer Driver, [163](#)
- WDOG32\_SetTimeoutValue
  - (DRV) 32-bit Watchdog Timer Driver, [162](#)
- WDOG32\_SetWindowValue
  - (DRV) 32-bit Watchdog Timer Driver, [162](#)
- wdog32\_test\_mode\_t
  - (DRV) 32-bit Watchdog Timer Driver, [157](#)
- WDOG32\_Unlock
  - (DRV) 32-bit Watchdog Timer Driver, [163](#)
- wdog32\_work\_mode\_t, [401](#)