Difference between revisions of "X86/TSN"

From ESS-WIKI
Jump to: navigation, search
(→‎Elkhark Lake)
Line 1: Line 1:
−
{{DISPLAYTITLE:Intel Linux for TSN validation}}
+
 
 +
{{DISPLAYTITLE:Elkhart Lake images including TSN scripts}}
 
<div style="float:right;  position:fixed;  margin:0 1em 0 0;  top:200px;  right:10px;  max-height: 350px;  overflow: auto">__TOC__</div>  
 
<div style="float:right;  position:fixed;  margin:0 1em 0 0;  top:200px;  right:10px;  max-height: 350px;  overflow: auto">__TOC__</div>  
−
== Elkhark Lake ==
+
== By product ==
 +
 
 +
=== ARK ===
 +
 
 +
{| class="wikitable sortable" style="text-align: center" border="2"
 +
|-
 +
! '''product'''
 +
! '''version'''
 +
! '''image'''
 +
|-
 +
| <div id="1221L">ARK-1221L</div>
 +
| valign="center" align="center" | [[#MR1|MR1]]
 +
| align="left" | [[#20220311|EHL-intel-corei7-64-rt_20220311.wic.bz2]]
 +
|}
  
−
all EHL images are stored on [https://www.dropbox.com/sh/hjdm01i77di6dij/AABsYU7Rd1q4KiHSe1zPymOga/EHL this].
+
=== SOM ===
  
−
{| class="wikitable" style="text-align: center" border="2"
+
{| class="wikitable sortable" style="text-align: center" border="2"
 
|-
 
|-
 +
! '''product'''
 
! '''version'''
 
! '''version'''
−
! '''base image'''
+
! '''image'''
−
! '''image including TSN scripts'''
+
|-
 +
| <div id="2532">SOM-2532</div>
 +
| valign="center" align="center" | [[#MR1|MR1]]
 +
| align="left" | [[#20210913|EHL-intel-corei7-64-rt_20210913.wic.bz2]]
 +
----
 +
 
 +
[[#20211028|EHL-intel-corei7-64-rt_20211028.zip]]
 +
 
 +
|-
 +
| <div id="6832">SOM-6832</div>
 +
| valign="top" align="center" | [[#MR1|MR1]]
 +
----
 +
[[#MR3|MR3]]
 +
 
 +
| align="left" | [[#20211111|EHL-intel-corei7-64-rt_20211111.zip]]
 +
----
 +
 
 +
[[#202206??|EHL-intel-corei7-64-rt_20220617.zip]]
 +
|}
 +
 
 +
== By image ==
 +
 
 +
=== MR1 ===
 +
 
 +
{| class="wikitable sortable" style="text-align: center" border="2"
 
|-
 
|-
−
| valign="center" align="center" |  
+
! '''image'''
 +
! '''summary'''
 +
! '''built for'''
 +
|-
 +
| valign="top" align="left" |  
 
{|
 
{|
 
|-
 
|-
−
| MR1
+
| EHL-intel-corei7-64-rt_20210913.wic.md5
 
|-
 
|-
−
| MR2
+
| EHL-intel-corei7-64-rt_20210913.wic.bmap
 
|-
 
|-
−
| MR3
+
| <div id="20210913">EHL-intel-corei7-64-rt_20210913.wic.bz2</div>
 
|}
 
|}
  
Line 24: Line 67:
 
{|
 
{|
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.md5
+
| #619566-2.0
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.bmap
+
| #616446-1.7
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.bz2
+
| addon_EHL_616446_test-scripts_20210911_1518.tgz
 +
|-
 +
| kernel parameters: isolcpus=1-3 rcu_nocbs=1-3
 
|}
 
|}
  
−
| valign="center" align="center" |  
+
| valign="top" align="left" | [[#2532|SOM-2532]]
−
[[X86/TSN/EHL|click here]]
+
|-
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| EHL-intel-corei7-64-rt_20211028.zip.md5
 +
|-
 +
| <div id="20211028">EHL-intel-corei7-64-rt_20211028.zip</div>
 +
|}
  
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| #619566-2.0
 +
|-
 +
| #616446-1.7
 +
|-
 +
| addon_EHL_616446_test-scripts_20211028_0923.tgz
 
|}
 
|}
  
−
<span id="EHL_Notice_for_MR3">Notice for MR3:</span>
+
| valign="top" align="left" | [[#2532|SOM-2532]]
 +
|-
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| EHL-intel-corei7-64-rt_20211111.zip.md5
 +
|-
 +
| <div id="20211111">EHL-intel-corei7-64-rt_20211111.zip</div>  
 +
|}
  
−
: BIOS setting : Chipset -> PCH-IO Configuration -> PinCntrl Driver GPIO Scheme [<span style="color:#FF0000">Enabled</span>]
+
| valign="top" align="left" |
 +
{|
 +
|-
 +
| #619566-2.0
 +
|-
 +
| #616446-1.7
 +
|-
 +
| addon_EHL_616446_test-scripts_20211028_0923.tgz
 +
|}
  
−
== Tiger Lake ==
+
| valign="top" align="left" | [[#6832|SOM-6832]]
−
 
+
|-
−
all TGL images are stored on [https://www.dropbox.com/sh/hjdm01i77di6dij/AAAKWHFiUEemlKIiQJieU1lHa/TGL this].
+
| valign="top" align="left" |
−
 
+
{|
−
{| class="wikitable" style="text-align: center" border="2"
 
 
|-
 
|-
−
! '''version'''
+
| EHL-intel-corei7-64-rt_20220311.wic.md5
−
! '''base image'''
 
−
! '''image including TSN scripts'''
 
 
|-
 
|-
−
| valign="center" align="center" |
+
| EHL-intel-corei7-64-rt_20220311.wic.bmap
−
{|
 
 
|-
 
|-
−
| MR4
+
| <div id="20220311">EHL-intel-corei7-64-rt_20220311.wic.bz2</div>
 
|}
 
|}
  
Line 59: Line 131:
 
{|
 
{|
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.md5
+
| #619566-2.0
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.bmap
+
| #616446-1.7
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.bz2
+
| addon_EHL_i225_616446_test-scripts_20220311_1506.tgz
 
|}
 
|}
  
−
| valign="center" align="center" |  
+
| valign="top" align="left" | [[#1221L|ARK-1221L]]
−
[[X86/TSN/TGL|click here]]
 
−
 
 
 
|}
 
|}
  
−
== Alder Lake ==
 
  
−
all ADL images are stored on [https://www.dropbox.com/sh/hjdm01i77di6dij/AACRgJ8ZZX1TQr-ZTYgcvOaIa/ADL this].
+
=== MR3 ===
 +
([[X86/TSN#EHL_Notice_for_MR3 |notice]])
  
−
{| class="wikitable" style="text-align: center" border="2"
+
{| class="wikitable sortable" style="text-align: center" border="2"
 
|-
 
|-
−
! '''version'''
+
! '''image'''
−
! '''base image'''
+
! '''summary'''
−
! '''image including TSN scripts'''
+
! '''built for'''
 
|-
 
|-
−
| valign="center" align="center" |  
+
| valign="top" align="left" |  
 
{|
 
{|
 
|-
 
|-
−
| PV
+
| EHL-intel-corei7-64-rt_20220617.wic.md5
 +
|-
 +
| <div id="202206.3F.3F">EHL-intel-corei7-64-rt_20220617.zip</div>
 
|}
 
|}
  
Line 90: Line 162:
 
{|
 
{|
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.md5
+
| #619566-3.3 ( + #619566-3.4 Sec. 3.2.1 step 8 & 9 )
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.bmap
+
| #616446-1.9
 
|-
 
|-
−
| core-image-sato-sdk-intel-corei7-64.wic.bz2
+
| addon_TOP_EHL_616446-1.9_20220617_1318.tgz
 +
|-
 +
| addon_TOP_SWREQ_14137_CAN_IBECC_USB_20220602_1212.tgz
 
|}
 
|}
  
−
| valign="center" align="center" |  
+
| valign="top" align="left" | [[#2532|SOM-6832]]
−
[[X86/TSN/ADL|click here]]
 
−
 
 
 
|}
 
|}

Revision as of 10:01, 17 June 2022


By product

ARK

product version image
ARK-1221L
 MR1 EHL-intel-corei7-64-rt_20220311.wic.bz2

SOM

product version image
SOM-2532
 MR1 EHL-intel-corei7-64-rt_20210913.wic.bz2

EHL-intel-corei7-64-rt_20211028.zip

SOM-6832
 MR1

MR3

EHL-intel-corei7-64-rt_20211111.zip

EHL-intel-corei7-64-rt_20220617.zip

By image

MR1

image summary built for
EHL-intel-corei7-64-rt_20210913.wic.md5
EHL-intel-corei7-64-rt_20210913.wic.bmap
EHL-intel-corei7-64-rt_20210913.wic.bz2
#619566-2.0
#616446-1.7
addon_EHL_616446_test-scripts_20210911_1518.tgz
kernel parameters: isolcpus=1-3 rcu_nocbs=1-3
SOM-2532
EHL-intel-corei7-64-rt_20211028.zip.md5
EHL-intel-corei7-64-rt_20211028.zip
#619566-2.0
#616446-1.7
addon_EHL_616446_test-scripts_20211028_0923.tgz
SOM-2532
EHL-intel-corei7-64-rt_20211111.zip.md5
EHL-intel-corei7-64-rt_20211111.zip
#619566-2.0
#616446-1.7
addon_EHL_616446_test-scripts_20211028_0923.tgz
SOM-6832
EHL-intel-corei7-64-rt_20220311.wic.md5
EHL-intel-corei7-64-rt_20220311.wic.bmap
EHL-intel-corei7-64-rt_20220311.wic.bz2
#619566-2.0
#616446-1.7
addon_EHL_i225_616446_test-scripts_20220311_1506.tgz
ARK-1221L


MR3

(notice)

image summary built for
EHL-intel-corei7-64-rt_20220617.wic.md5
EHL-intel-corei7-64-rt_20220617.zip
#619566-3.3 ( + #619566-3.4 Sec. 3.2.1 step 8 & 9 )
#616446-1.9
addon_TOP_EHL_616446-1.9_20220617_1318.tgz
addon_TOP_SWREQ_14137_CAN_IBECC_USB_20220602_1212.tgz
SOM-6832
Retrieved from "https://ess-wiki.advantech.com.tw/wiki/index.php?title=X86/TSN&oldid=24459"