Difference between revisions of "X86/TSN"

From ESS-WIKI
Jump to: navigation, search
(→‎Amston Lake)
 
(27 intermediate revisions by the same user not shown)
Line 3: Line 3:
 
== Elkhark Lake ==
 
== Elkhark Lake ==
  
−
all EHL images are stored on [https://www.dropbox.com/sh/hjdm01i77di6dij/AABsYU7Rd1q4KiHSe1zPymOga/EHL this].
+
{| class="wikitable" style="text-align: center" border="2"
 +
|-
 +
! '''version'''
 +
! '''base image files'''
 +
! '''add-ons'''
 +
! '''base image'''
 +
! '''full image'''
 +
|-
 +
| valign="center" align="center" |
 +
{|
 +
|-
 +
| MR1 ~ MR6
 +
|}
 +
 
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| core-image-sato-sdk-intel-corei7-64.wic.md5
 +
|-
 +
| core-image-sato-sdk-intel-corei7-64.wic.bmap
 +
|-
 +
| core-image-sato-sdk-intel-corei7-64.wic.bz2
 +
|}
 +
 
 +
| valign="center" align="center" |
 +
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/sh/hjdm01i77di6dij/AABsYU7Rd1q4KiHSe1zPymOga/EHL click here]
 +
 
 +
| valign="center" align="center" |
 +
[[X86/TSN/EHL|MR1/MR3 only]]
 +
 
 +
|}
 +
 
 +
<span id="EHL_Notice_for_MR3">Notice for MR3 or later:</span>
 +
 
 +
: BIOS setting : Chipset -> PCH-IO Configuration -> PinCntrl Driver GPIO Scheme [<span style="color:#FF0000">Enabled</span>]
 +
 
 +
== Tiger Lake ==
  
 
{| class="wikitable" style="text-align: center" border="2"
 
{| class="wikitable" style="text-align: center" border="2"
 
|-
 
|-
 
! '''version'''
 
! '''version'''
 +
! '''base image files'''
 +
! '''add-ons'''
 
! '''base image'''
 
! '''base image'''
−
! '''image including TSN scripts'''
+
! '''full image'''
 
|-
 
|-
 
| valign="center" align="center" |  
 
| valign="center" align="center" |  
 
{|
 
{|
 
|-
 
|-
−
| MR1
+
| MR4
 
|-
 
|-
−
| MR2
+
| MR6
−
|-
 
−
| MR3
 
 
|}
 
|}
  
Line 32: Line 71:
  
 
| valign="center" align="center" |  
 
| valign="center" align="center" |  
−
[[X86/TSN/EHL|click here]]
+
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/sh/hjdm01i77di6dij/AAAKWHFiUEemlKIiQJieU1lHa/TGL click here]
 +
 
 +
| valign="center" align="center" |
 +
[[X86/TSN/TGL|MR4 only]]
 +
 
 +
|}
 +
 
 +
== Alder Lake-S ==
 +
 
 +
{| class="wikitable" style="text-align: center" border="2"
 +
|-
 +
! '''version'''
 +
! '''base image files'''
 +
! '''add-ons'''
 +
! '''base image'''
 +
! '''full image'''
 +
|-
 +
| valign="center" align="center" |
 +
{|
 +
|-
 +
| PV
 +
|}
  
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| core-image-sato-sdk-intel-corei7-64.wic.md5
 +
|-
 +
| core-image-sato-sdk-intel-corei7-64.wic.bmap
 +
|-
 +
| core-image-sato-sdk-intel-corei7-64.wic.bz2
 
|}
 
|}
  
−
Notice for MR3:
+
| valign="center" align="center" |
 +
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/sh/ionsgajbtu7hpes/AABCubAtq-gyP4sqIBAXNatka?dl=0 click here]
  
−
: BIOS setting : Chipset -> PCH-IO Configuration -> PinCntrl Driver GPIO Scheme [<span style="color:#FF0000">Enabled</span>]
+
| valign="center" align="center" |
 +
[[X86/TSN/ADL|click here]]
  
−
== Tiger Lake ==
+
|}
  
−
all TGL images are stored on [https://www.dropbox.com/sh/hjdm01i77di6dij/AAAKWHFiUEemlKIiQJieU1lHa/TGL this].
+
== Alder Lake-N==
  
 
{| class="wikitable" style="text-align: center" border="2"
 
{| class="wikitable" style="text-align: center" border="2"
 
|-
 
|-
 
! '''version'''
 
! '''version'''
 +
! '''base image files'''
 +
! '''add-ons'''
 
! '''base image'''
 
! '''base image'''
−
! '''image including TSN scripts'''
 
 
|-
 
|-
 
| valign="center" align="center" |  
 
| valign="center" align="center" |  
 
{|
 
{|
 
|-
 
|-
−
| MR4
+
| PV
 +
|-
 +
| MR2
 +
|-
 +
| MR3
 
|}
 
|}
  
Line 67: Line 148:
  
 
| valign="center" align="center" |  
 
| valign="center" align="center" |  
−
[[X86/TSN/TGL|click here]]
+
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/scl/fo/cme10rwe6l1nitwdf71ay/h?dl=0&rlkey=hcgv2k50z7wu0kykb3aln5y3g click here]
  
 
|}
 
|}
  
−
== Alder Lake ==
+
Notice: [[X86/TSN/two-cpu-cores|click here]] for two cpu cores
  
−
all ADL images are stored on [https://www.dropbox.com/sh/hjdm01i77di6dij/AACRgJ8ZZX1TQr-ZTYgcvOaIa/ADL this].
+
== Raptor Lake-S==
  
 
{| class="wikitable" style="text-align: center" border="2"
 
{| class="wikitable" style="text-align: center" border="2"
 
|-
 
|-
 
! '''version'''
 
! '''version'''
 +
! '''base image files'''
 +
! '''add-ons'''
 
! '''base image'''
 
! '''base image'''
−
! '''image including TSN scripts'''
 
 
|-
 
|-
 
| valign="center" align="center" |  
 
| valign="center" align="center" |  
Line 98: Line 183:
  
 
| valign="center" align="center" |  
 
| valign="center" align="center" |  
−
[[X86/TSN/ADL|click here]]
+
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/sh/hd5miwrnx90zooy/AACGqo0zEtZKcXsf-3KdwGVha?dl=0 click here]
 +
 
 +
|}
 +
 
 +
== Raptor Lake-P==
 +
 
 +
{| class="wikitable" style="text-align: center" border="2"
 +
|-
 +
! '''version'''
 +
! '''image files'''
 +
! '''add-ons'''
 +
! '''base image'''
 +
|-
 +
| valign="center" align="center" |
 +
{|
 +
|-
 +
| PV2+
 +
|}
 +
 
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| intel-ubuntu-overlay.img.md5
 +
|-
 +
| intel-ubuntu-overlay.img.gz
 +
|}
 +
 
 +
| valign="center" align="center" |
 +
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/scl/fo/8q7637vq0ilbs6zsfi3zw/h?rlkey=l2tb9obyii3hieh0k49ouseu7&dl=0 click here]
 +
 
 +
|}
 +
 
 +
 
 +
== Meteor Lake-U/H==
 +
 
 +
{| class="wikitable" style="text-align: center" border="2"
 +
|-
 +
! '''version'''
 +
! '''image files'''
 +
! '''add-ons'''
 +
! '''base image'''
 +
|-
 +
| valign="center" align="center" |
 +
{|
 +
|-
 +
| PV
 +
|}
 +
 
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| intel-ubuntu-overlay.img.md5
 +
|-
 +
| intel-ubuntu-overlay.img.gz
 +
|}
 +
 
 +
| valign="center" align="center" |
 +
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/scl/fo/xkjbzlg7uvknyw7ob9fvx/AF5GcCU7Nd82X6yhudlgTj0?rlkey=dlf2vcosnq4keuotrzpssocmi&dl=0 click here]
 +
 
 +
|}
 +
 
 +
== Amston Lake==
 +
 
 +
{| class="wikitable" style="text-align: center" border="2"
 +
|-
 +
! '''version'''
 +
! '''image files'''
 +
! '''add-ons'''
 +
! '''base image'''
 +
|-
 +
| valign="center" align="center" |
 +
{|
 +
|-
 +
| PV
 +
|-
 +
| MR1
 +
|}
 +
 
 +
| valign="top" align="left" |
 +
{|
 +
|-
 +
| intel-ubuntu-overlay.img.md5
 +
|-
 +
| intel-ubuntu-overlay.img.gz
 +
|}
 +
 
 +
| valign="center" align="center" |
 +
[[X86/TSN/ADD-ONs|click here]]
 +
 
 +
| valign="center" align="center" |
 +
[https://www.dropbox.com/scl/fo/1bim1hynirqaul6eygz06/AHE8X8clTpzNNVSwJihQAe0?rlkey=83pzcxdsj48zz4e3uiv8om1r3&st=amhdplvx&dl=0 click here]
  
 
|}
 
|}

Latest revision as of 09:07, 12 July 2024

Elkhark Lake

version base image files add-ons base image full image
MR1 ~ MR6
core-image-sato-sdk-intel-corei7-64.wic.md5
core-image-sato-sdk-intel-corei7-64.wic.bmap
core-image-sato-sdk-intel-corei7-64.wic.bz2

click here

click here

MR1/MR3 only

Notice for MR3 or later:

BIOS setting : Chipset -> PCH-IO Configuration -> PinCntrl Driver GPIO Scheme [Enabled]

Tiger Lake

version base image files add-ons base image full image
MR4
MR6
core-image-sato-sdk-intel-corei7-64.wic.md5
core-image-sato-sdk-intel-corei7-64.wic.bmap
core-image-sato-sdk-intel-corei7-64.wic.bz2

click here

click here

MR4 only

Alder Lake-S

version base image files add-ons base image full image
PV
core-image-sato-sdk-intel-corei7-64.wic.md5
core-image-sato-sdk-intel-corei7-64.wic.bmap
core-image-sato-sdk-intel-corei7-64.wic.bz2

click here

click here

click here

Alder Lake-N

version base image files add-ons base image
PV
MR2
MR3
core-image-sato-sdk-intel-corei7-64.wic.md5
core-image-sato-sdk-intel-corei7-64.wic.bmap
core-image-sato-sdk-intel-corei7-64.wic.bz2

click here

click here

Notice: click here for two cpu cores

Raptor Lake-S

version base image files add-ons base image
PV
core-image-sato-sdk-intel-corei7-64.wic.md5
core-image-sato-sdk-intel-corei7-64.wic.bmap
core-image-sato-sdk-intel-corei7-64.wic.bz2

click here

click here

Raptor Lake-P

version image files add-ons base image
PV2+
intel-ubuntu-overlay.img.md5
intel-ubuntu-overlay.img.gz

click here

click here


Meteor Lake-U/H

version image files add-ons base image
PV
intel-ubuntu-overlay.img.md5
intel-ubuntu-overlay.img.gz

click here

click here

Amston Lake

version image files add-ons base image
PV
MR1
intel-ubuntu-overlay.img.md5
intel-ubuntu-overlay.img.gz

click here

click here

Retrieved from "https://ess-wiki.advantech.com.tw/wiki/index.php?title=X86/TSN&oldid=36322"