Difference between revisions of "AOM-DB3500 M.2 E1 Key——WIFI/BT"
From ESS-WIKI
Xingxing.li (talk | contribs) |
Xingxing.li (talk | contribs) |
||
| (9 intermediate revisions by the same user not shown) | |||
| Line 197: | Line 197: | ||
|- | |- | ||
| style="width: 41px;" | 45 | | style="width: 41px;" | 45 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | GND |
| style="width: 60px;" | | | style="width: 60px;" | | ||
| − | | style="width: 474px;" | | + | | style="width: 474px;" | Ground |
|- | |- | ||
| style="width: 41px;" | 46 | | style="width: 41px;" | 46 | ||
| Line 207: | Line 207: | ||
|- | |- | ||
| style="width: 41px;" | 47 | | style="width: 41px;" | 47 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | PCIE20_A_CLK+ |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | PCIe Reference Clock signals (100 MHz) |
|- | |- | ||
| style="width: 41px;" | 48 | | style="width: 41px;" | 48 | ||
| Line 217: | Line 217: | ||
|- | |- | ||
| style="width: 41px;" | 49 | | style="width: 41px;" | 49 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | PCIE20_A_CLK- |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | PCIe Reference Clock signals (100 MHz) |
|- | |- | ||
| style="width: 41px;" | 50 | | style="width: 41px;" | 50 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | CLKO_Z_WIFI |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | Suspend Clock is a 32.768 kHz clock |
|- | |- | ||
| style="width: 41px;" | 51 | | style="width: 41px;" | 51 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | GND |
| style="width: 60px;" | | | style="width: 60px;" | | ||
| − | | style="width: 474px;" | | + | | style="width: 474px;" | Ground |
|- | |- | ||
| style="width: 41px;" | 52 | | style="width: 41px;" | 52 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | PERST# |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | PCIe Reset is a functional reset to the Adapter |
|- | |- | ||
| style="width: 41px;" | 53 | | style="width: 41px;" | 53 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | PCIE_Z_REQ# |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I/O |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | PCIe Clock Request is a reference clock request signal. |
|- | |- | ||
| style="width: 41px;" | 54 | | style="width: 41px;" | 54 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | NGFF_BT_DISABLE# |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | O |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | Aactive Low,when applied by the system it will disable radio operation on the Adapter that implement radio frequency applications. |
|- | |- | ||
| style="width: 41px;" | 55 | | style="width: 41px;" | 55 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | PE_WAKE# |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I/O |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | PCIe WAKE#. When the Adapter supports wakeup, this signal is used to request that the system return from asleep/suspend state to service a function wake initiated wake event. |
|- | |- | ||
| style="width: 41px;" | 56 | | style="width: 41px;" | 56 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | NGFF_WIFI_DISABLE# |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | O |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | Aactive Low,when applied by the system it will disable radio operation on the Adapter that implement radio frequency applications. |
|- | |- | ||
| style="width: 41px;" | 57 | | style="width: 41px;" | 57 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | GND |
| style="width: 60px;" | | | style="width: 60px;" | | ||
| − | | style="width: 474px;" | | + | | style="width: 474px;" | Ground |
|- | |- | ||
| style="width: 41px;" | 58 | | style="width: 41px;" | 58 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | EKEY_SDA |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I/O |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | I2C data. |
|- | |- | ||
| style="width: 41px;" | 59 | | style="width: 41px;" | 59 | ||
| Line 272: | Line 272: | ||
|- | |- | ||
| style="width: 41px;" | 60 | | style="width: 41px;" | 60 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | EKEY_SCL |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | I |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | I2C clock input from host. |
|- | |- | ||
| style="width: 41px;" | 61 | | style="width: 41px;" | 61 | ||
| Line 282: | Line 282: | ||
|- | |- | ||
| style="width: 41px;" | 62 | | style="width: 41px;" | 62 | ||
| − | | style="width: 182px;" | | + | | style="width: 182px;" | EKEY1_ALERT# |
| − | | style="width: 60px;" | | + | | style="width: 60px;" | O |
| − | | style="width: 474px;" | | + | | style="width: 474px;" | Active Low.IRQ line to host processor. |
|- | |- | ||
| style="width: 41px;" | 63 | | style="width: 41px;" | 63 | ||
| Line 352: | Line 352: | ||
|} | |} | ||
| − | | + | [[File:AOM-DB3500 M2 E1.png|RTENOTITLE]][[File:AOM-DB3500 M2 E1 Pin.png|RTENOTITLE]] |
| + | |||
| + | === '''J8 M2_E1 Power Setting''' === | ||
| + | |||
| + | {| border="1" cellpadding="1" cellspacing="1" style="width: 500px;" | ||
| + | |- | ||
| + | | '''Pin''' | ||
| + | | '''Function''' | ||
| + | |- | ||
| + | | J8（1-2） | ||
| + | | M2_E1 power 3.3V (Default) | ||
| + | |- | ||
| + | | J8（2-3） | ||
| + | | M2_E1 power 3.8V | ||
| + | |} | ||
| + | |||
| + | === '''J9 M.2_B Power Setting''' === | ||
| + | |||
| + | {| border="1" cellpadding="1" cellspacing="1" style="width: 500px;" | ||
| + | |- | ||
| + | | style="width: 131px;" | '''Pin''' | ||
| + | | style="width: 355px;" | '''Function''' | ||
| + | |- | ||
| + | | style="width: 131px;" | J9（1-2） | ||
| + | | style="width: 355px;" | (B2B pin B76-B79) to M2_E1 (Default) | ||
| + | |- | ||
| + | | style="width: 131px;" | J9（2-3） | ||
| + | | style="width: 355px;" | UART1 (B2B pin B76-B79) to M2_E2 | ||
| + | |} | ||
| + | |||
| + | === '''WIFI/BT Support Modle：''' === | ||
| + | |||
| + | '''EWM-W179M201E RTL8852BE,Wifi6: PCIe + BT5.2: USB''' | ||
| + | |||
| + | '''AIW-162BS-GI1 Broadcom AP6275P, - 40°C~85°C PCIE+UART''' | ||
| + | |||
| + | [[File:EWM-W179M201E.png|RTENOTITLE]][[File:AIW-162BS-GI1.png|290x320px|AIW-162BS-GI1.png]] | ||
| + | |||
| + | 1、Click the network icon in the top right corner of the screen and click the line of “Available networks” to select a Wi-Fi connection (for example: Advantech for guest) | ||
| + | |||
| + | [[File:ASR-A501 WIFI 1.png|RTENOTITLE]] | ||
| + | |||
| + | 2、Enter the Wi-Fi password to connect to the device. | ||
| + | |||
| + | [[File:ASR-A501 WIFI 2.png|RTENOTITLE]] | ||
| + | |||
| + | 3、If the password is correct, the device will connect quickly. | ||
| + | |||
| + | [[File:ASR-A501 WIFI 3.png|RTENOTITLE]] | ||
| + | |||
| + | After connection, Wi-Fi will create a net point “wlan0”. | ||
| + | <pre># ping -I wlan0 www.advantech.com | ||
| + | </pre> | ||
| + | |||
| + | === '''BT（For example：“Mate 50 Pro”）''' === | ||
| + | |||
| + | <span lang="EN-US" style="font-size:11.0pt">Step1</span><span style="font-size:11.0pt">：Click “Applications” -> “Settings”-> “Bluetooth manager”. </span><span lang="EN-US" style="font-size:11.0pt">Click the “Search” button to search for Bluetooth devices.</span> | ||
| + | |||
| + | [[File:ROM-6881 BT1.png|500x300px|ROM-6881 BT1.png]] | ||
| + | |||
| + | <span lang="EN-US" style="font-size:11.0pt">Step2</span><span style="font-size:11.0pt">：Right-click to select a device, such as “Mate 50 Pro”, and Connect Bluetooth.</span> | ||
| + | |||
| + | [[File:ROM-6881 BT2.png|500x300px|ROM-6881 BT2.png]] | ||
| + | |||
| + | <span lang="EN-US" style="font-size:11.0pt">Step3</span><span style="font-size:11.0pt">：AOM-3821 will start sending files when the receiver device, such as “Mate 50 </span><span lang="EN-US" style="font-size:11.0pt">Pro</span><span style="font-size:11.0pt">”, confirms bluetooth reception.</span> | ||
| + | |||
| + | [[File:ROM-6881 BT3.png|500x300px|ROM-6881 BT3.png]] [[File:ROM-6881 BT3 1.png|500x300px|ROM-6881 BT3 1.png]] | ||
| + | |||
| + | Step4：View the location and information of the sent file. | ||
| + | |||
| + | [[File:AFE-E630 BT 162BS.png|RTENOTITLE]] | ||
Latest revision as of 08:15, 4 December 2025
Contents
M2_E1 Key Pin define
| M2_E1 M2_E1 Connector Pin Definition | |||
| Pin | Signal | I/O | Description |
| 1 | GND | Ground | |
| 2 | +V3.3E_M.2 | 3.3 V source | |
| 3 | USB5_Z_D+ | I/O | USB Data + Differential serial data |
| 4 | +V3.3E_M.2 | 3.3 V source | |
| 5 | USB5_Z_D- | I/O | USB Data - Differential serial data |
| 6 | LED1#_M2 | O | The Adapters’ status indicators via LED devices. |
| 7 | GND | Ground | |
| 8 | N/A | Not Applicable | |
| 9 | N/A | Not Applicable | |
| 10 | N/A | Not Applicable | |
| 11 | N/A | Not Applicable | |
| 12 | N/A | Not Applicable | |
| 13 | N/A | Not Applicable | |
| 14 | N/A | Not Applicable | |
| 15 | N/A | Not Applicable | |
| 16 | LED2#_M2 | O | The Adapters’ status indicators via LED devices. |
| 17 | N/A | Not Applicable | |
| 18 | GND | Ground | |
| 19 | N/A | Not Applicable | |
| 20 | UART1_E1_WAKE# | O | UART sideband used to Wake up Platform. |
| 21 | N/A | Not Applicable | |
| 22 | SER1_RX_M2 | O | UART Receive Data |
| 23 | N/A | Not Applicable | |
| 24-31 | Module key | Module key | |
| 32 | SER1_TX_M2 | I | UART Transmit Data |
| 33 | GND | Ground | |
| 34 | SER1_CTS#_M2 | O | UART Clear to Send connected. |
| 35 | PCIE20_A_TX+ | I | PCIe TX Differential signals. |
| 36 | SER1_RTS#_M2 | I | UART Ready to Send connected. |
| 37 | PCIE20_A_TX- | I | PCIe TX Differential signals |
| 38 | N/A | Not Applicable | |
| 39 | GND | Ground | |
| 40 | N/A | Not Applicable | |
| 41 | PCIE20_A_RX+ | O | PCIe RX Differential signals |
| 42 | N/A | Not Applicable | |
| 43 | PCIE20_A_RX- | O | PCIe RX Differential signals |
| 44 | N/A | Not Applicable | |
| 45 | GND | Ground | |
| 46 | N/A | Not Applicable | |
| 47 | PCIE20_A_CLK+ | I | PCIe Reference Clock signals (100 MHz) |
| 48 | N/A | Not Applicable | |
| 49 | PCIE20_A_CLK- | I | PCIe Reference Clock signals (100 MHz) |
| 50 | CLKO_Z_WIFI | I | Suspend Clock is a 32.768 kHz clock |
| 51 | GND | Ground | |
| 52 | PERST# | I | PCIe Reset is a functional reset to the Adapter |
| 53 | PCIE_Z_REQ# | I/O | PCIe Clock Request is a reference clock request signal. |
| 54 | NGFF_BT_DISABLE# | O | Aactive Low,when applied by the system it will disable radio operation on the Adapter that implement radio frequency applications. |
| 55 | PE_WAKE# | I/O | PCIe WAKE#. When the Adapter supports wakeup, this signal is used to request that the system return from asleep/suspend state to service a function wake initiated wake event. |
| 56 | NGFF_WIFI_DISABLE# | O | Aactive Low,when applied by the system it will disable radio operation on the Adapter that implement radio frequency applications. |
| 57 | GND | Ground | |
| 58 | EKEY_SDA | I/O | I2C data. |
| 59 | N/A | Not Applicable | |
| 60 | EKEY_SCL | I | I2C clock input from host. |
| 61 | N/A | Not Applicable | |
| 62 | EKEY1_ALERT# | O | Active Low.IRQ line to host processor. |
| 63 | GND | Ground | |
| 64 | N/A | Not Applicable | |
| 65 | N/A | Not Applicable | |
| 66 | N/A | Not Applicable | |
| 67 | N/A | Not Applicable | |
| 68 | N/A | Not Applicable | |
| 69 | GND | Ground | |
| 70 | N/A | Not Applicable | |
| 71 | N/A | Not Applicable | |
| 72 | +V3.3E_M.2 | 3.3 V source | |
| 73 | N/A | Not Applicable | |
| 74 | +V3.3E_M.2 | 3.3 V source | |
| 75 | EKEY_CARD_PRSNT# | I | The Signal is to control TS3A44159PWR and TS3A27518ERTWR output. |
J8 M2_E1 Power Setting
| Pin | Function |
| J8（1-2） | M2_E1 power 3.3V (Default) |
| J8（2-3） | M2_E1 power 3.8V |
J9 M.2_B Power Setting
| Pin | Function |
| J9（1-2） | (B2B pin B76-B79) to M2_E1 (Default) |
| J9（2-3） | UART1 (B2B pin B76-B79) to M2_E2 |
WIFI/BT Support Modle：
EWM-W179M201E RTL8852BE,Wifi6: PCIe + BT5.2: USB
AIW-162BS-GI1 Broadcom AP6275P, - 40°C~85°C PCIE+UART
1、Click the network icon in the top right corner of the screen and click the line of “Available networks” to select a Wi-Fi connection (for example: Advantech for guest)
2、Enter the Wi-Fi password to connect to the device.
3、If the password is correct, the device will connect quickly.
After connection, Wi-Fi will create a net point “wlan0”.
# ping -I wlan0 www.advantech.com
BT（For example：“Mate 50 Pro”）
Step1：Click “Applications” -> “Settings”-> “Bluetooth manager”. Click the “Search” button to search for Bluetooth devices.
Step2：Right-click to select a device, such as “Mate 50 Pro”, and Connect Bluetooth.
Step3：AOM-3821 will start sending files when the receiver device, such as “Mate 50 Pro”, confirms bluetooth reception.
Step4：View the location and information of the sent file.
