Difference between revisions of "X86/TSN"
From ESS-WIKI
| Line 34: | Line 34: | ||
| valign="center" align="center" | | | valign="center" align="center" | | ||
| − | [[X86/TSN/EHL| | + | [[X86/TSN/EHL|MR1/MR3 only]] |
|} | |} | ||
| Line 77: | Line 77: | ||
| valign="center" align="center" | | | valign="center" align="center" | | ||
| − | [[X86/TSN/ | + | [[X86/TSN/EHL|MR4 only]] |
|} | |} | ||
| Line 114: | Line 114: | ||
| valign="center" align="center" | | | valign="center" align="center" | | ||
| − | [[X86/TSN/ | + | [[X86/TSN/EHL|click here]] |
|} | |} | ||
Revision as of 08:22, 28 April 2023
Elkhark Lake
| version | base image | add-ons | base image | full image | ||||
|---|---|---|---|---|---|---|---|---|
|
|
Notice for MR3 or later:
- BIOS setting : Chipset -> PCH-IO Configuration -> PinCntrl Driver GPIO Scheme [Enabled]
Tiger Lake
| version | base image | add-ons | base image | full image | |||||
|---|---|---|---|---|---|---|---|---|---|
|
|
Alder Lake
| version | base image | add-ons | base image | full image | ||||
|---|---|---|---|---|---|---|---|---|
|
|
Alder Lake-N
| version | base image | add-ons | base image | ||||
|---|---|---|---|---|---|---|---|
|
|